
| REVISIONS                      |  |                                    |                                |   |                     |                    |                     |  |   |                      |                  |       |                       |      |      |      |            |        |        |     |
|--------------------------------|--|------------------------------------|--------------------------------|---|---------------------|--------------------|---------------------|--|---|----------------------|------------------|-------|-----------------------|------|------|------|------------|--------|--------|-----|
| LTR                            | LTR DESCRIPTION  |                                    |                                |   |                     |                    | DA <sup>-</sup>     | TE (YI   | R-MO-   | ·DA)                 | APPROVED         |       |                       |      |      |      |            |        |        |     |
| А                              | Add vendor CAGE number 9Z527. Pages 4 and 5: Chang electrical table. Editorial changes throughout. |                                    |                                |   |                     | nanges             | in .                |  | 88-04-06  |                      |                  |       | M. A. Frye            |      |      |      |            |        |        |     |
| В                              | Add<br>Dele<br>vend  | vendo<br>te<br>lor CA              | r CAG                          | E 955<br>2527. <i>I</i>                                       | 69 for<br>Add ca    | devic<br>ase ou    | 7.                  |  |   | vice typ<br>ypes 0   |                  | 02.   | 89-04-11              |      |      |      | M. A       | . Frye |        |     |
| С                              | Add<br>2701<br>devid<br>Tech   | vendo<br>4 for<br>ce typo<br>nical | r CAG                          | E 9Z5<br>Add ve   | 527 for<br>Indor (  | devic              | 75569               | for de   | evice t   | ndor C               |                  |       | 89-12-07              |      |      |      | M. A. Frye |        |        |     |
| D                              | Upda   | ate bo                             |                                | te cha  | nges t              |                    |                     |  |   | ement                | s. Edit          | orial |                       | 03-0 | 8-26 |      | Т          | homas  | s M. H | ess |
| E                              | table  | I. Upo                             | conditi<br>late boi<br>3535. – | lerplate  | total su<br>e paraç | ipply cu<br>graphs | urrent (l<br>as spe | I <sub>сст</sub> ) an<br>cified ir   | nd add f  | ootnote<br>nt requir | e 5/ in<br>ement | s of  |                       | 10-0 | 1-25 |      | Т          | homas  | s M. H | ess |
| REV SHEET REV SHEET REV STATUS |  |                                    |                                | REV   | /                   |                    | E                   | E  | E   | E                    | E                | E     | E                     | E    | E    | E    | E          | E      |        |     |
| OF SHEETS                      |  |                                    |                                |   | EET                 |                    | 1                   | 2  | 3   | 4                    | 5                | 6     | 7                     | 8    | 9    | 10   | 11         | 12     | 1      |     |
| PMIC N/A  STANDARD             | MICRO  |                                    | UIT                            | PREPARED BY Marcia B. Kelleher  CHECKED BY Monica L. Poelking |                     |                    |                     |  | DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218 http://www.dscc.dla.mil |                      |                  |       |                       |      |      |      |            |        |        |     |
| FOR US<br>DEPAR<br>AND AGEN    | ILABLI<br>SE BY<br>RTMEN<br>ICIES (  | E<br>ALL<br>ITS<br>OF TH           |                                | APPROVED BY<br>Michael A. Frye                                |                     |                    | ·F                  | MICROCIRCUIT, DIGITAL, FAST CMOS,<br>NONINVERTING OCTAL BUS TRANSCEIVER<br>WITH THREE-STATE OUTPUTS, MONOLITHIC<br>SILICON |   |                      |                  | >     |                       |      |      |      |            |        |        |     |
| DEPARTMEN                      |  |                                    | NSÉ                            |   |                     |                    | 1-06                | LUAI   | E   | _                    |                  |       | <u> </u>              |      |      |      |            |        |        |     |
| AMS                            | SC N/A   | 1                                  |                                | REV   | 'ISION              | I LEVE             | EL<br>E             |  |   | SI                   | ZE<br><b>\</b>   |       | GE CC<br><b>67268</b> |      |      |      | 5962-      | 8762   | 29     |     |
|                                |  |                                    |                                |   |                     |                    |                     |  |   |                      |                  |       | ;                     | SHEE | T 1  | OF 1 | 2          |        |        |     |
| DCCC FORM 2                    |  |                                    |                                |   |                     |                    |                     |  |   |                      |                  |       |                       |      |      |      |            |        |        |     |

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
  - 1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



1.2.1 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

| Device type | Generic number | <u>Circuit function</u>   |
|-------------|----------------|---|
| 01          | 54FCT245       | Non-inverting octal bus transceiver with three-state outputs, TTL compatible inputs |
| 02          | 54FCT245A      | Non-inverting octal bus transceiver with three-state outputs, TTL compatible inputs |

1.2.2 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

| Outline letter | Descriptive designator | <u>Terminals</u> | Package style               |
|----------------|------------------------|------------------|-----------------------------|
| R              | GDIP1-T20 or CDIP2-T20 | 20               | Dual-in-line package        |
| S              | GDFP2-F20 or CDFP3-F20 | 20               | Flat pack                   |
| 2              | CQCC1-N20              | 20               | Square chip carrier package |

- 1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.
- 1.3 Absolute maximum ratings. 1/

| Supply voltage range Input voltage range Output voltage range I/O voltage range DC input diode current (I <sub>IK</sub> ) DC output diode current (I <sub>OK</sub> ) DC output current Maximum power dissipation (P <sub>D</sub> ) 2/ Thermal resistance, junction-to-case (θ <sub>JC</sub> ) Storage temperature range | -0.5 V dc to $V_{CC}$ + 0.5 V dc<br>-0.5 V dc to $V_{CC}$ + 0.5 V dc<br>-0.5 V dc to $V_{CC}$ + 0.5 V dc<br>-20 mA<br>-50 mA<br>$\pm 100$ mA<br>500 mW<br>See MIL-STD-1835<br>-65°C to +150°C |
|---|---|
| Storage temperature range   | +175°C  |

1.4 Recommended operating conditions.

| Supply voltage range (V <sub>CC</sub> )             | +4.5 V dc to +5.5 V dc |
|---|------------------------|
| Maximum low level input voltage (V <sub>IL</sub> )  | 0.8 V dc               |
| Minimum high level input voltage (V <sub>IH</sub> ) |                        |
| Case operating temperature range (T <sub>C</sub> )  | -55°C to +125°C        |

- 1/ All voltages referenced to GND.
- $\overline{2}$ / Must withstand the added P<sub>D</sub> due to short circuit test, e.g.; I<sub>OS</sub>.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 2    |

#### 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

#### DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

#### **DEPARTMENT OF DEFENSE STANDARDS**

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="https://assist.daps.dla.mil/quicksearch/">https://assist.daps.dla.mil/quicksearch/</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
  - 3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein.
  - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
  - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
  - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
- 3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 3    |

- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
- 3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
- 3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change</u>. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
- 3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |   |
|---|------------------|---|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | R |

| SIZE<br><b>A</b> |                     | 5962-87629 |
|------------------|---------------------|------------|
|                  | REVISION LEVEL<br>E | SHEET 4    |

TABLE I. Electrical performance characteristics.

| Test   | Symbol                      | $-55^{\circ}C \le 0$<br>$V_{CC} = 5.0$   | nditions $T_C \le +125^{\circ}C$ 0 V dc $\pm 10\%$ erwise specified | Group A subgroups | Device<br>type | Lin | nits | Unit   |
|--|-----------------------------|--|---|-------------------|----------------|-----|------|--------|
|  |                             |  |   |                   |                | Min | Max  |        |
| High level output voltage                    | V <sub>OH</sub>             | $V_{CC} = 4.5 \text{ V}$<br>$V_{IL} = 0.8 \text{ V}$   | Ι <sub>ΟΗ</sub> = -300 μΑ   | 1, 2, 3           | All            | 4.3 |      | V      |
|  |                             | V <sub>IH</sub> = 2.0 V  | I <sub>OH</sub> = -12 mA  | 1, 2, 3           | All            | 2.4 |      |        |
| Low level output voltage (port A)            | V <sub>OL1</sub>            | $V_{CC} = 4.5 \text{ V}$<br>$V_{IL} = 0.8 \text{ V}$   | I <sub>OL</sub> = +300 μA   | 1, 2, 3           | All            |     | 0.2  | V      |
|  |                             | V <sub>IH</sub> = 2.0 V  | I <sub>OL</sub> = +48 mA  | 1, 2, 3           | All            |     | 0.55 |        |
| Low level output voltage (port B)            | V <sub>OL2</sub>            | $V_{CC} = 4.5 \text{ V}$<br>$V_{IL} = 0.8 \text{ V}$   | I <sub>OL</sub> = +300 μA   | 1, 2, 3           | All            |     | 0.2  | V      |
| · ·  |                             | V <sub>IH</sub> = 2.0 V  | I <sub>OL</sub> = +48 mA  | 1, 2, 3           | All            |     | 0.55 | •      |
| Input clamp voltage                          | V <sub>IK</sub>             | V <sub>CC</sub> = 4.5 V, I <sub>I</sub>  | <sub>IN</sub> = -18 mA  | 1                 | All            |     | -1.2 | V      |
| High level input current                     | I <sub>IH1</sub>            | V <sub>CC</sub> = 5.5 V, V   | V <sub>IN</sub> = 5.5 V   | 1, 2, 3           | All            |     | 5.0  | μА     |
| High level input current for common I/O pins | I <sub>IH2</sub>            | $V_{CC} = 5.5 \text{ V}, \text{ V}$  | / <sub>IN</sub> = 5.5 V   | 1, 2, 3           | All            |     | 20   | μА     |
| Low level input current                      | I <sub>IL1</sub>            | V <sub>CC</sub> = 5.5 V, V   | $\sqrt{I_{N}} = GND$  | 1, 2, 3           | All            |     | -5.0 | μА     |
| Low level input current for common I/O pins  | I <sub>IL2</sub>            | V <sub>CC</sub> = 5.5 V, V   | $I_{IN} = GND$  | 1, 2, 3           | All            |     | -20  | μА     |
| Short circuit output current                 | I <sub>OS</sub> <u>1</u> /  | V <sub>CC</sub> = 5.5 V  |   | 1, 2, 3           | All            | -60 |      | mA     |
| Quiescent power supply current (CMOS inputs) | I <sub>CCQ</sub>            | $V_{IN} \le 0.2 \text{ V or } V_{CC} = 5.5 \text{ V}, \text{ f}$   |   | 1, 2, 3           | All            |     | 1.5  | mA     |
| Quiescent power supply current (TTL inputs)  | Δl <sub>CC</sub> <u>2</u> / | $V_{CC} = 5.5 \text{ V}$<br>$V_{IN} = 3.4 \text{ V}$   |   | 1, 2, 3           | All            |     | 2.0  | mA     |
| Dynamic power supply current                 | I <sub>CCD</sub> 3/         | $V_{IN} = 3.4 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ Outputs open $T/\overline{R} = V_{CC}$ One bit toggling  50% duty cycle $V_{IN} \ge 5.3 \text{ V or } V_{IN} \le 0.2 \text{ V}$ $\overline{OE} = \text{GND}$ |   |                   | All            |     | 0.4  | mA/MHz |

See footnotes at end of table.

| STANDARD                       |  |  |  |  |  |
|--------------------------------|--|--|--|--|--|
| MICROCIRCUIT DRAWING           |  |  |  |  |  |
| DEFENSE SUPPLY CENTER COLUMBUS |  |  |  |  |  |
| COLUMBUS, OHIO 43218-3990      |  |  |  |  |  |

| SIZE<br><b>A</b> |                     | 5962-87629 |
|------------------|---------------------|------------|
|                  | REVISION LEVEL<br>E | SHEET 5    |

TABLE I. Electrical performance characteristics - Continued.

| Test Syr  |                                       | Conditions<br>$-55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}$<br>$V_{\text{CC}} = 5.0 \text{ V dc } \pm 10\%$  | Group A subgroups      | Device<br>type | Limits     |             | Unit |
|---|---------------------------------------|---|------------------------|----------------|------------|-------------|------|
|   |                                       | unless otherwise specified  |                        |                | Min        | Max         |      |
| Total power supply current  | I <sub>CC</sub> <u>4</u> / <u>5</u> / | $\begin{split} &V_{CC}=5.5 \text{ V} \\ &\text{Outputs open} \\ &T/\overline{R}=\overline{OE}=GND \\ &\text{One bit toggling} \\ &50\% \text{ duty cycle} \\ &V_{IN} \geq 5.3 \text{ V or } V_{IN} \leq 0.2 \text{ V} \\ &f_i=10 \text{ MHz} \end{split}$ | 1, 2, 3                | All            |            | 5.5         | mA   |
|   |                                       | $V_{CC} = 5.5 \text{ V}$ Outputs open $T/\overline{R} = \overline{OE} = \text{GND}$ Eight bits toggling $50\% \text{ duty cycle}$ $V_{IN} = 3.4 \text{ V or } V_{IN} = \text{GND}$ $f_i = 2.5 \text{ MHz}$  | 1, 2, 3                | All            |            | 6.0         | mA   |
| Input capacitance   | C <sub>IN</sub>                       | See 4.3.1c  | 4                      | All            |            | 10          | pF   |
| I/O capacitance   | C <sub>I/O</sub>                      | See 4.3.1c  | 4                      | All            |            | 12          | pF   |
| Functional tests  |                                       | See 4.3.1d  | 7, 8                   | All            |            |             |      |
| Propagation delay time, inputs to outputs                               | t <sub>PLH</sub> ,                    | $C_L = 50 \text{ pF}$ $R_L = 500\Omega$   | 9, 10, 11<br>9, 10, 11 | 01<br>02       | 1.5<br>1.5 | 7.5<br>4.9  | ns   |
| Output enable time, $\overline{OE}$ to A <sub>n</sub> or B <sub>n</sub> | t <sub>PZH</sub> ,                    | See figure 4  | 9, 10, 11              | 01<br>02       | 1.5<br>1.5 | 10.0<br>6.5 | ns   |
| Output disable time, $\overline{OE} \text{ to } A_n \text{ or } B_n$    | t <sub>PHZ</sub> , t <sub>PLZ</sub>   | ] <del></del>   | 9, 10, 11              | 01<br>02       | 1.5<br>1.5 | 10.0        | ns   |

- 1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed one second.
- 2/ TTL driven input (V<sub>IN</sub> = 3.4 V); all other inputs at V<sub>CC</sub> or GND.
- 3/ This parameter is not directly testable, but is derived for use in total power supply calculations.
- $\underline{4}/ I_{CC} = I_{CCQ} + (\Delta I_{CC} \times D_H \times N_T) + (I_{CCD} \times f_I \times N_I)$

Where:  $D_H = Duty$  cycle for TTL inputs high.

 $N_T$  = Number of TTL inputs at  $D_H$ .

 $f_i$  = Input frequency in MHz.

 $N_I = Number of inputs at f_I$ .

- 5/ For total current supply (I<sub>CCT</sub>) test in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result.
- 6/ The minimum limits are guaranteed, if not tested, to the specified limits.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 6    |

| Device types  | 01 and 02  |
|---|--|
| Case outlines   | R, S, and 2  |
| Terminal number   | Terminal symbol  |
| 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19<br>20 | T/R A0 A1 A2 A3 A4 A5 A6 A7 GND B7 B6 B5 B4 B3 B2 B1 B0 OE |

FIGURE 1. Terminal connections.

# Device types 01 and 02

| Inputs |     | Outputs             |
|--------|-----|---------------------|
| ŌĒ     | T/R |                     |
| L      | L   | Bus B data to bus A |
| L      | Н   | Bus A data to bus B |
| Н      | Х   | Z                   |

L = Low voltage level H = High voltage level X = Irrelevant

Z = High impedance state

# FIGURE 2. Truth table.

#### SIZE **STANDARD** 5962-87629 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS** REVISION LEVEL SHEET COLUMBUS, OHIO 43218-3990 Ε 7

# Device types 01 and 02






FIGURE 3. Logic diagram.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 8    |

# Device types 01 and 02



# ENABLE AND DISABLE TIMES




#### NOTES:

- 1. Diagram shown for input control enable low and input control disable high.
- 2. Pulse generator for all pulses:  $t_f \le 2.5$  ns,  $t_r \le 2.5$  ns.

FIGURE 4. Switching waveforms and test circuit.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 9    |



# Switch position

| Test             | Switch |
|------------------|--------|
| t <sub>PLZ</sub> | Closed |
| t <sub>PZL</sub> | Closed |
| All other        | Open   |

# NOTES:

- $1/R_L = 500\Omega$ .  $2/C_L = 50$  pF: Load capacitance includes jig and probe capacitance.  $3/R_T = Termination$  should be equal to  $Z_{OUT}$  of pulse generators.

FIGURE 4. Switching waveforms and test circuit - Continued.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 10   |

#### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements                                | Subgroups<br>(in accordance with<br>MIL-STD-883, method 5005,<br>table I) |
|--|---|
| Interim electrical parameters (method 5004)                  |   |
| Final electrical test parameters (method 5004)               | 1*, 2, 3, 7, 8, 9, 10, 11   |
| Group A test requirements (method 5005)                      | 1, 2, 3, 4, 7, 8, 9, 10, 11   |
| Groups C and D end-point electrical parameters (method 5005) | 1, 2, 3   |

<sup>\*</sup> PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

### 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5, and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 ( $C_{IN}$  and  $C_{I/O}$  measurements) shall be measured only for the initial test and after process or design changes which may affect input capacitance. Test all applicable pins on five devices with zero failures.
- d. Subgroups 7 and 8 shall include verification of the truth table as specified on figure 2 herein.

| STANDARD<br>MICROCIRCUIT DRAWING                            | SIZE<br><b>A</b> |                     | 5962-87629 |
|---|------------------|---------------------|------------|
| DEFENSE SUPPLY CENTER COLUMBUS<br>COLUMBUS, OHIO 43218-3990 |                  | REVISION LEVEL<br>E | SHEET 11   |

#### 4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

# 5. PACKAGING

- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
- 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
- 6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.
- 6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

| STANDARD                       |  |  |
|--------------------------------|--|--|
| MICROCIRCUIT DRAWING           |  |  |
| DEFENSE SUPPLY CENTER COLUMBUS |  |  |
| COLUMBUS, OHIO 43218-3990      |  |  |

| SIZE<br><b>A</b> |                     | 5962-87629 |
|------------------|---------------------|------------|
|                  | REVISION LEVEL<br>E | SHEET 12   |

# STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 10-01-25

Approved sources of supply for SMD 5962-87629 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <a href="http://www.dscc.dla.mil/Programs/smcr/">http://www.dscc.dla.mil/Programs/smcr/</a>

| Standard<br>microcircuit drawing<br>PIN <u>1</u> / | Vendor<br>CAGE<br>number | Vendor<br>similar<br>PIN <u>2</u> / |
|--|--------------------------|-------------------------------------|
| 5962-8762901RA                                     | 0C7V7                    | QP54FCT245DMQB<br>IDT54FCT245DB     |
| 5962-8762901SA                                     | 0C7V7                    | QP54FCT245FMQB<br>IDT54FCT245EB     |
| 5962-87629012A                                     | 0C7V7                    | QP54FCT245LMQB<br>IDT54FCT245LB     |
| 5962-8762902RA                                     | 0C7V7                    | QP54FCT245ADMQB<br>IDT54FCT245ADB   |
| 5962-8762902SA                                     | 0C7V7                    | QP54FCT245AFMQB<br>IDT54FCT245AEB   |
| 5962-87629022A                                     | 0C7V7                    | QP54FCT245ALMQB<br>IDT54FCT245ALB   |

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.