


### M48Z512BV

# 3.3 V, 4 Mbit (512 K x 8 bit) ZEROPOWER® SRAM

Not recommended for new design

#### **Features**

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- Conventional SRAM operation; unlimited WRITE cycles
- 10 years of data retention in the absence of power
- Automatic power-fail chip deselect and WRITE protection
- 3.0 to 3.6 V operation
  - 2.9 V power-fail deselect
- Pin and function compatible with JEDEC standard 512 K x 8 SRAMs
- PMDIP32 is an ECOPACK<sup>®</sup> package
- RoHS compliant
- Lead-free second level interconnect



### Description

The M497512BV ZEROPOWER® RAM is a non-volable, 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The device combines an internal lithium battery, a CMOS SRAM and a control circuit in a plastic, 32-pin DIP module.

Contents M48Z512BV

# **Contents**

1	Device overview 5
2	Operating modes
	2.1 READ mode
	2.2 WRITE mode 9
	2.3 Data retention mode
	2.4 V <sub>CC</sub> noise and negative going transients
3	Maximum ratings
4	DC and AC parameters
5	Package mechanical data
6	Part numbering
7	Environmental information
8	Revision history
	lete Prode
Obsc	

M48Z512BV List of tables

## List of tables

Table 1. Table 2.	Signal names	7
Table 3.	READ mode AC characteristics	9
Table 4.	WRITE mode AC characteristics	11
Table 5.	Operating and AC measurement conditions	14
Table 7.	Capacitance	14
Table 8.	DC characteristics1	15
Table 9.	Power down/up AC characteristics	16
Table 10.	Power down/up trip points DC characteristics	16
Table 11. Table 12	Ordering information scheme	۱ <i>۲</i>
Table 13.	Document revision history	20
	Signal names Operating modes READ mode AC characteristics WRITE mode AC characteristics Absolute maximum ratings Operating and AC measurement conditions Capacitance DC characteristics Power down/up AC characteristics Power down/up Tip points DC characteristics PMDIP32 – 32-pin plastic DIP module, package mechanical data. Ordering information scheme Document revision history 2	
Obsol	ete Pro	

List of figures M48Z512BV

# **List of figures**

Figure 1. Figure 2. Figure 3. Figure 4.	Logic diagram
Figure 5. Figure 6. Figure 7.	Address controlled, READ mode AC waveforms
Figure 8. Figure 9. Figure 10	AC measurement load circuit
Figure 11 Figure 12	PMDIP32 – 32-pin plastic DIP module, package outline
	Production
	leje,
	00501
	1.1ct(5)
	2 rodiu
	e/e /
50	
Oh	

M48Z512BV Device overview

# 1 Device overview

Figure 1. Logic diagram




Table 1. Signal names

	Table 1. Signal flames	60
	A0-A18	Address injuis
	DQ0-DQ7	Data inputs/outputs
	Ē	Chip enable input
	G	Output enable input
	w. V	WRITE enable input
	Vag	Supply voltage
	V <sub>SS</sub>	Ground
Obsole	ite '	

Device overview M48Z512BV

Figure 2. DIP connections





Figure 3. Block diagram



M48Z512BV Operating modes

### 2 Operating modes

The M48Z512BV also has its own power-fail detect circuit. The control circuitry constantly monitors the single  $V_{CC}$  supply for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit WRITE protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low  $V_{CC}$ . As  $V_{CC}$  falls below the switchover voltage ( $V_{SO}$ ), the control circuitry connects the battery which maintains data until valid power returns.

The ZEROPOWER<sup>®</sup> RAM replaces industry standard SRAMs. It provides the nonvolatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

	-					
Mode	V <sub>CC</sub>	E	G	W	DQ0-DQ7	Power
Deselect		$V_{IH}$	Χ	Х	High Z	Standby
WRITE	3.0 to 3.6 V	$V_{IL}$	Х	$V_{IL}$	5,1	Active
READ	3.0 to 3.6 v	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	D <sub>OUT</sub>	Active
READ		$V_{IL}$	$V_{IH}$	V <sub>IE</sub>	High Z	Active
Deselect	V <sub>SO</sub> to V <sub>PFD</sub> (min) <sup>(1)</sup>	Х	Х	X	High Z	CMOS standby
Deselect	$\leq V_{SO}^{(1)}$	Х	OX	Х	High Z	Battery backup mode

<sup>1.</sup>  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = battery backup switch over voltage.

Note: See Table 10 on page 16 fcrdevails.

#### 2.1 READ mode

The M48 2512BV is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The device architecture allows ripple-through access of data from eight of 1.92,304 locations in the static storage array. Thus, the unique address specified by the 19 nodress inputs defines which one of the 524,288 bytes of data is to be accessed. Valid data will be available at the data I/O pins within address access time ( $t_{AVQV}$ ) after the last address input signal is stable, providing that the  $\overline{E}$  (chip enable) and  $\overline{G}$  (output enable) access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the later of chip enable access time ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ). The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain low, output data will remain valid for output data hold time ( $t_{AXQX}$ ) but will go indeterminate until the next address access.


Operating modes M48Z512BV

tAVAV VALID A0-A18 tAVQV tAXQX ─ tELQV tEHQZ Ē tELQX tGLQV tGHQZ G tGLQX DATA OUT DQ0-DQ7 AI01221

Figure 4. Chip enable or output enable controlled, READ mode AC waveforms

1. WRITE enable  $(\overline{W})$  = high.

Figure 5. Address controlled, READ mode AC waveforms



1. Chip enable  $(\overline{G})$  and output enable  $(\overline{G})$  = low, WRITE enable  $(\overline{W})$  = high.

**577** 

obsolete

M48Z512BV Operating modes

Table 3. READ mode AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>AVAV</sub>	READ cycle time	85		ns
t <sub>AVQV</sub>	Address valid to output valid		85	ns
t <sub>ELQV</sub>	Chip enable low to output valid		85	ns
t <sub>GLQV</sub>	Output enable low to output valid		45	ns
t <sub>ELQX</sub> (2)	Chip enable low to output transition	5		ns
t <sub>GLQX</sub> (2)	Output enable low to output transition	5		ns
t <sub>EHQZ</sub> (2)	Chip enable high to output Hi-Z		35	ns
t <sub>GHQZ</sub> (2)	Output enable high to output Hi-Z		25	กะ
t <sub>AXQX</sub>	Address transition to output transition	5	C	ns

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = 0$  to 70 °C;  $V_{CC} = 3.0$  to 3.6 V (except where noted).

### 2.2 WRITE mode

The M48Z512BV is in the WRITE mode whenever  $\overline{W}$  and  $\overline{E}$  are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ .

The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from  $\overline{E}$  or  $t_{Wr'AX}$  from  $\overline{W}$  prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{Dr'EH}$  or  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{EHDX}$  or  $t_{WHDX}$  afterward  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$ , a low on  $\overline{W}$  will disable the purpose  $t_{WLQZ}$  after  $\overline{W}$  falls.

<sup>2.</sup>  $C_L = 5 pF$ .


Operating modes M48Z512BV

tAVAV A0-A18 **VALID** tAVWH ₩ tWHAX tAVEL Ē tWLWH tAVWL  $\overline{\mathsf{W}}$ - tWLQZ tWHQX tWHDX DATA INPUT DQ0-DQ7 tDVWH AI01222

Figure 6. WRITE enable controlled, WRITE AC waveforms

1. Output enable  $(\overline{G})$  = high.

Figure 7. Chip enable controlled, WRITE AC Waveforms



1. Output enable  $(\overline{G})$  = high.

10/21

M48Z512BV Operating modes

Table 4. WRITE mode AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Max	Unit
t <sub>AVAV</sub>	WRITE cycle time	85		ns
t <sub>AVWL</sub>	Address valid to WRITE enable low	0		ns
t <sub>AVEL</sub>	Address valid to chip enable low	0		ns
t <sub>WLWH</sub>	WRITE enable pulse width	65		ns
t <sub>ELEH</sub>	Chip enable low to chip enable high	75		ns
t <sub>WHAX</sub>	WRITE enable high to address transition	5		ns
t <sub>EHAX</sub>	Chip enable high to address transition	15		ns
t <sub>DVWH</sub>	Input valid to WRITE enable high	35	.10	118
t <sub>DVEH</sub>	Input valid to chip enable high	35		ns
t <sub>WHDX</sub>	WRITE enable high to input transition	0	20	ns
t <sub>EHDX</sub>	Chip enable high to input transition	10		ns
t <sub>WLQZ</sub> (2)(3)	WRITE enable low to output Hi-Z		30	ns
t <sub>AVWH</sub>	Address valid to WRITE enable high	75		ns
t <sub>AVEH</sub>	Address valid to chip enable high	75		ns
t <sub>WHQX</sub> <sup>(2)(3)</sup>	WRITE enable high to output transition	5		ns

<sup>1.</sup> Valid for ambient operating temperature:  $T_A = c t c 70 \, ^{\circ}\text{C}$ ;  $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$  (except where noted).

### 2.3 Data retention mode

With valid  $V_{CC}$  applied, the M48Z512BV operates as a conventional BYTEWIDE<sup>TM</sup> static RAM. Should the supply voltage decay, the RAM will automatically power-fail deselect, WP.ITE protecting itself  $t_{WP}$  after  $v_{CC}$  falls below  $v_{PFD}$ . All outputs become high impedance, and all inputs are treated as "don't care."

If power fail detection occurs during a valid access, the memory cycle continues to completion. If the memory cycle fails to terminate within the time  $t_{WP}$  WRITE protection takes place. When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal energy source which preserves data.

The internal coin cell will maintain data in the M48Z512BV after the initial application of  $V_{CC}$  for an accumulated period of at least 10 years when  $V_{CC}$  is less than  $V_{SO}$ . As system power returns and  $V_{CC}$  rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . WRITE protection continues for  $t_{ER}$  after  $V_{CC}$  reaches  $V_{PFD}$  to allow for processor stabilization. After  $t_{ER}$ , normal RAM operation can resume.

For more information on battery storage life refer to the application note AN1012.

<sup>2.</sup>  $C_L = 5 pF$ .

<sup>3.</sup> If  $\overline{E}$  goes low simultaneously with  $\overline{VV}$  going low, the outputs remain in the high impedance state.


Operating modes M48Z512BV

### 2.4 V<sub>CC</sub> noise and negative going transients

 $I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1  $\mu$ F (see *Figure 8*) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, ST recommends connecting a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). (Schottky diode 17:5817 is recommended for through hole and MBRS120T3 is recommended for surface mount).

Figure 8. Supply voltage protection



M48Z512BV Maximum ratings

# 3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 5. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient operating temperature	0 to 70	°C
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)	-40 to 85	<b>5 €</b>
T <sub>BIAS</sub>	Temperature under bias	0 to 70	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10 seconds	200	°C
V <sub>IO</sub>	Input or output voltages	-0.3 to 4.6	V
V <sub>CC</sub>	Supply voltage	-0.3 to 4.6	V
Io	Output current	20	mA
P <sub>D</sub>	Power dissipation	1	W

<sup>1.</sup> Soldering temperature of the IC leads is to not ence 30 260 °C for 10 seconds. Furthermore, the devices shall not be exposed to IR reflow nor preheat content of the devices as part of wave soldering). ST recommends the devices be hand-soldered or relaced in sockets to avoid heat damage to the batteries.

Caution: Negative undershoots below 9.3 V are not allowed on any pin while in the battery backup mode.

### 4 DC and AC parameters

This section summarizes the operating and measurement conditions, as well as the dc and ac characteristics of the device. The parameters in the following dc and ac characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 6. Operating and AC measurement conditions

Parameter	Value	Unit
Supply voltage (V <sub>CC</sub> )	3.0 to 3.6	V
Ambient operating temperature (T <sub>A</sub> )	0 to 70	D, C
Load capacitance (C <sub>L</sub> )	50	pF
Input rise and fall times	Şō	ns
Input pulse voltages	0 to 3	V
Input and output timing ref. voltages	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 9. AC measurement load circuit




Table 7. Capacitance

Symbol	Parameter <sup>(1)(2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input capacitance	-	10	pF
C <sub>IO</sub> (3)	Input/output capacitance	-	10	pF

- 1. Effective capacitance measured with power supply at 3.3 V; sampled only, not 100% tested.
- 2. Outputs deselected.
- 3. At 25 °C.

Table 8. **DC** characteristics

Sym	Parameter	Test condition <sup>(1)</sup>	Min	Max	Unit
I <sub>LI</sub> <sup>(2)</sup>	Input leakage current	$0 \text{ V} \leq \text{ V}_{IN} \leq \text{ V}_{CC}$		±1	μΑ
I <sub>LO</sub> <sup>(2)</sup>	Output leakage current	$0 \text{ V} \leq \text{ V}_{OUT} \leq \text{ V}_{CC}$		±1	μΑ
I <sub>CC</sub>	Supply current	E = V <sub>IL</sub> outputs open		50	mA
I <sub>CC1</sub>	Supply current (standby) TTL	$\overline{E} = V_{IH}$		4	mA
I <sub>CC2</sub>	Supply current (standby) CMOS	$\overline{E} \ge V_{CC} - 0.2 \text{ V}$		3	mA
V <sub>IL</sub>	Input low voltage		-0.3	0.6	٧
V <sub>IH</sub>	Input high voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 2.1 mA		0.4	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -1 mA	2.2	1000	٧

obsolete Product(s). 1. Valid for ambient operating temperature:  $T_A$  = 0 to 70 °C;  $V_{CC}$  = 3.0 to 3.6 V (except where noted).

Table 9. Power down/up AC characteristics

Symbol	Parameter <sup>(1)</sup>	Min	Тур	Max	Unit
t <sub>F</sub>	V <sub>CC</sub> fall time, V <sub>PFD</sub> to V <sub>SS</sub>	150			μs
t <sub>R</sub>	V <sub>CC</sub> rise time, V <sub>SS</sub> to V <sub>PFD</sub>	150			μs
t <sub>WP</sub>	WRITE protect time		25		μs
t <sub>ER</sub>	E recovery time	70		140	ms


<sup>1.</sup> Valid for ambient operating temperature:  $T_A$  = 0 to 70 °C;  $V_{CC}$  = 3.0 to 3.6 V (except where noted).

Table 10. Power down/up trip points DC characteristics

Symbol	Parameter <sup>(1)(2)</sup>	Min	Тур	Max	Unit
V <sub>PFD</sub>	Power-fail deselect voltage	2.8	2.9	3.0	V
V <sub>SO</sub>	Battery backup switchover voltage		2.4	MO.	V
t <sub>DR</sub> <sup>(3)</sup>	Expected data retention time	10	100	<i>)</i>	Years

- 1. All voltages referenced to  $V_{SS}$ .
- 2. Valid for ambient operating temperature:  $T_A$  = 0 to 70 °C;  $V_{CC}$  = 3.0  $\tau$  0.6  $\tau$  (except where noted).
- 3. At 25 °C,  $V_{CC} = 0 \text{ V}$ .

Figure 10. Power down/up mode AC waveforms



#### Package mechanical data 5

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.

еЗ D **PMDIP** 

Figure 11. PMDIP32 - 32-pin plastic DIP module, package outline


1. Drawing is not to scale.

Table 11. PMDIP32 - 32 pin plastic DIP module, package mechanical data

	Symb	mm		inches			
		√у́р	Min	Max	Тур	Min	Max
	()		9.27	9.52		0.365	0.375
	A1		0.38			0.015	
10	В		0.43	0.59		0.017	0.023
60/	С		0.20	0.33		0.008	0.013
0/03	D		42.42	43.18		1.670	1.700
Or	E		18.03	18.80		0.710	0.740
	e1		2.29	2.79		0.090	0.110
	e3	38.10			1.50		
	eA		14.99	16.00		0.590	0.630
	L		3.05	3.81		0.120	0.150
	S		1.91	2.79		0.075	0.110
	N		32			32	

Part numbering M48Z512BV

# 6 Part numbering



blank = ECOPACK® package tubes

1. Device is not recommended for new design. Contact ST sales office for availability.


For other options, or more information on any aspect of this device, please contact the ST sales of the nearest you.

18/21 Doc ID 14885 Rev 3

### 7 Environmental information

Figure 12. Recycling symbols

Josolete Product(s)



This product contains a non-rechargeable lithium (lithium cart on monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

57

Revision history M48Z512BV

# 8 Revision history

Table 13. Document revision history

	Date	Revision	Changes
	15-Aug-2008	1	Initial release
	19-Jul-2010	2	Reformatted document; updated <i>Features</i> , <i>Section 3</i> , text in <i>Section 5</i> ; added <i>Section 7: Environmental information</i> .
	24-Jun-2011	3	Device is not recommended for new design (updated cover page, <i>Table 12</i> ); updated footnote of <i>Table 5: Absolute maximum ratings</i> ; updated <i>Section 7: Environmental information</i> .
Obsole	ie Pro	duci	Obsolete Product(s)

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidia, 'ec' ('ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and sen ices described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and solvices described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property Liq. is s granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained in a line in any manner whatsoever of such third party products or services or any intellectual property contained in a line in any manner whatsoever of such third party products or services or any intellectual property contained in a line in a lin

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNE'S FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN VIRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCT'S OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PF OP ENTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of S. p. or ucts with provisions different from the statements and/or technical features set forth in this document shall immediately void any war and granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liabi. To T.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: M48Z512BV-85PM1