

1.35V DDR3L SDRAM LRDIMM


MT36KSZF1G72LZ – 8GB
MT36KSZF2G72LZ – 16GB

Features

- DDR3L functionality and operations supported as defined in the component data sheet
- 240-pin, load-reduced dual in-line memory module (LRDIMM)
- Memory buffer (MB)
- Fast data transfer rates: PC3-12800, PC3-10600, PC3-8500, or PC3-6400
- 8GB (1 Gig x 72), 16GB (2 Gig x 72)
- $V_{DD} = 1.35V$ (1.283–1.45V)
- $V_{DD} = 1.5V$ (1.425–1.575V)
- Backward-compatible to $V_{DD} = 1.5V \pm 0.075V$
- $V_{DDSPD} = 3.0\text{--}3.6V$
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data and strobe signals
- Dual-rank
- 8 internal device banks
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Two on-board temperature sensors
- Gold edge contacts
- Full module heat spreader
- Halogen-free
- Single load on DQ and DQS
- Terminated control, command, and address bus

Figure 1: 240-Pin LRDIMM (MO-269 R/C A)

Module height: 30.35mm (1.195 in)



Options

- Operating temperature
 - Commercial ($0^{\circ}C \leq T_C \leq +95^{\circ}C$)
- Package
 - 240-pin DIMM (halogen-free)
- Frequency/CAS latency
 - 1.25ns @ CL = 11 (DDR3-1600)
 - 1.5ns @ CL = 9 (DDR3-1333)
 - 1.87ns @ CL = 7 (DDR3-1066)

Marking

None

Z

-1G6

-1G4

-1G1

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	Data Rate (MT/s)							t_{RCD} (ns)	t_{RP} (ns)	t_{RC} (ns)
		CL = 11	CL = 10	CL = 9	CL = 8	CL = 7	CL = 6	CL = 5			
-1G6	PC3-12800	1600	1333	1333	1066	1066	800	667	13.125	13.125	48.125
-1G4	PC3-10600	–	1333	1333	1066	1066	800	667	13.125	13.125	49.125
-1G1	PC3-8500	–	–	–	1066	1066	800	667	13.125	13.125	50.625
-1G0	PC3-8500	–	–	–	1066	–	800	667	15	15	52.5
-80B	PC3-6400	–	–	–	–	–	800	667	15	15	52.5

Table 2: Addressing

Parameter	8GB	16GB
Refresh count	8K	8K
Row address	32K A[14:0]	64K A[15:0]
Device bank address	8 BA[2:0]	8 BA[2:0]
Device configuration	2Gb (512 Meg x 4)	4Gb (1 Gig x 4)
Column address	2K A[11, 9:0]	2K A[11, 9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]

Table 3: Part Numbers and Timing Parameters – 8GB Modules

Base device: MT41K512M4¹, 2Gb 1.35V DDR3L SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT36KSZF1G72LZ-1G6__	8GB	1 Gig x 72	12.8 GB/s	1.25ns/1600 MT/s	11-11-11
MT36KSZF1G72LZ-1G4__	8GB	1 Gig x 72	10.6 GB/s	1.5ns/1333 MT/s	9-9-9
MT36KSZF1G72LZ-1G1__	8GB	1 Gig x 72	8.5 GB/s	1.87ns/1066 MT/s	7-7-7

Table 4: Part Numbers and Timing Parameters – 16GB Modules

Base device: MT41K1G4¹, 4Gb 1.35V DDR3L SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT36KSZF2G72LZ-1G6__	16GB	2 Gig x 72	12.8 GB/s	1.25ns/1600 MT/s	11-11-11
MT36KSZF2G72LZ-1G4__	16GB	2 Gig x 72	10.6 GB/s	1.5ns/1333 MT/s	9-9-9
MT36KSZF2G72LZ-1G1__	16GB	2 Gig x 72	8.5 GB/s	1.87ns/1066 MT/s	7-7-7

- Notes:
1. The data sheet for the base device can be found on Micron's Web site.
 2. All LRDIMM part numbers end with a two-place code (not shown) that designates component and PCB revisions, and a two-place buffer vendor and buffer revision code (also not shown). Consult factory for current revision codes. Example: MT36KSZF2G72LZ-1G4E1A5.



8GB, 16GB (x72, ECC, DR) 240-Pin 1.35V DDR3L LRDIMM Pin Assignments

Pin Assignments

Table 5: Pin Assignments

240-Pin DDR3 LRDIMM Front								240-Pin DDR3 LRDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{REFDQ}	31	DQ25	61	A2	91	DQ41	121	V _{SS}	151	V _{SS}	181	A1	211	V _{SS}
2	V _{SS}	32	V _{SS}	62	V _{DD}	92	V _{SS}	122	DQ4	152	DQS12	182	V _{DD}	212	DQS14
3	DQ0	33	DQS3#	63	NF	93	DQS5#	123	DQ5	153	DQS12#	183	V _{DD}	213	DQS14#
4	DQ1	34	DQS3	64	NF	94	DQS5	124	V _{SS}	154	V _{SS}	184	CK0	214	V _{SS}
5	V _{SS}	35	V _{SS}	65	V _{DD}	95	V _{SS}	125	DQS9	155	DQ30	185	CK0#	215	DQ46
6	DQS0#	36	DQ26	66	V _{DD}	96	DQ42	126	DQS9#	156	DQ31	186	V _{DD}	216	DQ47
7	DQS0	37	DQ27	67	V _{REFCA}	97	DQ43	127	V _{SS}	157	V _{SS}	187	EVENT#	217	V _{SS}
8	V _{SS}	38	V _{SS}	68	Par_In	98	V _{SS}	128	DQ6	158	CB4	188	A0	218	DQ52
9	DQ2	39	CB0	69	V _{DD}	99	DQ48	129	DQ7	159	CB5	189	V _{DD}	219	DQ53
10	DQ3	40	CB1	70	A10/AP	100	DQ49	130	V _{SS}	160	V _{SS}	190	BA1	220	V _{SS}
11	V _{SS}	41	V _{SS}	71	BA0	101	V _{SS}	131	DQ12	161	DQS17	191	V _{DD}	221	DQS15
12	DQ8	42	DQS8#	72	V _{DD}	102	DQS6#	132	DQ13	162	DQS17#	192	RAS#	222	DQS15#
13	DQ9	43	DQS8	73	WE#	103	DQS6	133	V _{SS}	163	V _{SS}	193	S0#	223	V _{SS}
14	V _{SS}	44	V _{SS}	74	CAS#	104	V _{SS}	134	DQS10	164	CB6	194	V _{DD}	224	DQ54
15	DQS1#	45	CB2	75	V _{DD}	105	DQ50	135	DQS10#	165	CB7	195	ODT0	225	DQ55
16	DQS1	46	CB3	76	S1#	106	DQ51	136	V _{SS}	166	V _{SS}	196	A13	226	V _{SS}
17	V _{SS}	47	V _{SS}	77	ODT1	107	V _{SS}	137	DQ14	167	NF	197	V _{DD}	227	DQ60
18	DQ10	48	V _{TT}	78	V _{DD}	108	DQ56	138	DQ15	168	RESET#	198	NF	228	DQ61
19	DQ11	49	V _{TT}	79	NF	109	DQ57	139	V _{SS}	169	CKE1	199	V _{SS}	229	V _{SS}
20	V _{SS}	50	CKE0	80	V _{SS}	110	V _{SS}	140	DQ20	170	V _{DD}	200	DQ36	230	DQS16
21	DQ16	51	V _{DD}	81	DQ32	111	DQS7#	141	DQ21	171	A15	201	DQ37	231	DQS16#
22	DQ17	52	BA2	82	DQ33	112	DQS7	142	V _{SS}	172	A14	202	V _{SS}	232	V _{SS}
23	V _{SS}	53	Err_Out#	83	V _{SS}	113	V _{SS}	143	DQS11	173	V _{DD}	203	DQS13	233	DQ62
24	DQS2#	54	V _{DD}	84	DQS4#	114	DQ58	144	DQS11#	174	A12	204	DQS13#	234	DQ63
25	DQS2	55	A11	85	DQS4	115	DQ59	145	V _{SS}	175	A9	205	V _{SS}	235	V _{SS}
26	V _{SS}	56	A7	86	V _{SS}	116	V _{SS}	146	DQ22	176	V _{DD}	206	DQ38	236	V _{DDSPD}
27	DQ18	57	V _{DD}	87	DQ34	117	SA0	147	DQ23	177	A8	207	DQ39	237	SA1
28	DQ19	58	A5	88	DQ35	118	SCL	148	V _{SS}	178	A6	208	V _{SS}	238	SDA
29	V _{SS}	59	A4	89	V _{SS}	119	SA2	149	DQ28	179	V _{DD}	209	DQ44	239	V _{SS}
30	DQ24	60	V _{DD}	90	DQ40	120	V _{TT}	150	DQ29	180	A3	210	DQ45	240	V _{TT}

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR3 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 6: Pin Descriptions

Symbol	Type	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments table for density-specific addressing information.
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DMx	Input	Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input (LVCMOS)	Reset: RESET# is an active LOW asynchronous input that is connected to each DRAM and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed.
Sx#	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus.
CBx	I/O	Check bits: Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQSx#	I/O	Data strobe: Differential data strobes. Output with read data; edge-aligned with read data; input with write data; center-aligned with write data.

Table 6: Pin Descriptions (Continued)

Symbol	Type	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I ² C bus.
TDQSx, TDQSx#	Output	Redundant data strobe (x8 devices only): TDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When TDQS is enabled, DM is disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are no function.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
EVENT#	Output (open drain)	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded.
V _{DD}	Supply	Power supply: 1.35V (1.283–1.45V) backward-compatible to 1.5V (1.425–1.575V). The component V _{DD} and V _{DDQ} are connected to the module V _{DD} .
V _{DDSPD}	Supply	Temperature sensor/SPD EEPROM power supply: 3.0–3.6V.
V _{REFCA}	Supply	Reference voltage: Control, command, and address V _{DD} /2.
V _{REFDQ}	Supply	Reference voltage: DQ, DM V _{DD} /2.
V _{SS}	Supply	Ground.
V _{TT}	Supply	Termination voltage: Used for control, command, and address V _{DD} /2.
NC	–	No connect: These pins are not connected on the module.
NF	–	No function: These pins are connected within the module, but provide no functionality.

DQ Map

Table 7: Component-to-Module DQ Map, Front

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	22	146	U2	0	18	27
	1	21	141		1	17	22
	2	23	147		2	16	21
	3	20	140		3	19	28
U3	0	CB7	165	U4	0	8	12
	1	CB6	164		1	9	13
	2	CB5	159		2	11	19
	3	CB4	158		3	10	18
U5	0	12	131	U7	0	55	225
	1	15	138		1	52	218
	2	13	132		2	53	219
	3	14	137		3	54	224
U8	0	50	105	U9	0	44	209
	1	48	99		1	47	216
	2	51	106		2	45	210
	3	49	100		3	46	215
U10	0	42	96	U11	0	28	149
	1	43	97		1	30	155
	2	41	91		2	29	150
	3	40	90		3	31	156
U12	0	24	30	U13	0	CB0	39
	1	26	36		1	CB3	46
	2	27	37		2	CB1	40
	3	25	31		3	CB2	45
U14	0	0	3	U15	0	6	128
	1	1	4		1	7	129
	2	2	9		2	5	123
	3	3	10		3	4	122
U16	0	61	228	U17	0	58	114
	1	63	234		1	57	109
	2	60	227		2	56	108
	3	62	233		3	59	115

Table 7: Component-to-Module DQ Map, Front (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U18	0	37	201	U19	0	34	87
	1	36	200		1	32	81
	2	38	206		2	33	82
	3	39	207		3	35	88

Table 8: Component-to-Module DQ Map, Back


Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U20	0	43	97	U21	0	47	216
	1	41	91		1	45	210
	2	40	90		2	46	215
	3	42	96		3	44	209
U22	0	48	99	U23	0	52	218
	1	51	106		1	53	219
	2	49	100		2	54	224
	3	50	105		3	55	225
U25	0	15	138	U26	0	9	13
	1	13	132		1	11	19
	2	14	137		2	10	18
	3	12	131		3	8	12
U27	0	CB6	164	U28	0	17	22
	1	CB5	159		1	16	21
	2	CB4	158		2	19	28
	3	CB7	165		3	18	27
U29	0	21	141	U30	0	32	81
	1	23	147		1	33	82
	2	20	140		2	35	88
	3	22	146		3	34	87
U31	0	36	200	U32	0	57	109
	1	38	206		1	56	108
	2	39	207		2	59	115
	3	37	201		3	58	114

Table 8: Component-to-Module DQ Map, Back (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U33	0	63	234	U34	0	7	129
	1	60	227		1	5	123
	2	62	233		2	4	122
	3	61	228		3	6	128
U35	0	1	4	U36	0	CB3	46
	1	2	9		1	CB1	40
	2	3	10		2	CB2	45
	3	0	3		3	CB0	39
U37	0	26	36	U38	0	30	155
	1	27	37		1	29	150
	2	25	31		2	31	156
	3	24	30		3	28	149

Functional Block Diagram

Figure 2: Functional Block Diagram



Note: 1. The ZQ ball on each DDR3 die is connected to a separate external $240\Omega \pm 1\%$ resistor that is tied to V_{SS} . This supports ZQ calibration to the entire device with one command set. It is used for the calibration of the component's ODT and output driver.

General Description

The LRDIMM uses the same interface as the standard DDR3 RDIMM, but reduces the channel loading by buffering all signals that go to the DRAM. Like a standard RDIMM, the command, control, address, and clocks are redriven by the memory buffer and have similar characteristics to single-registered RDIMM. Additionally, the LRDIMM buffers all data and strobes through the memory buffer. This reduces the channel loading, as there is only a single load per signal, per module, for all DQ and DQS nodes.

The LRDIMM is a high-speed, CMOS dynamic random access memory module that uses internally configured 8-bank DDR3 SDRAM devices. DDR3 architecture is an $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module consists of a single $8n$ -bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding n -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.

LRDIMMs use two sets of differential signals: DQS/DQS# to capture data and CK/CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

The LRDIMM includes two temperature sensors:

- A temperature sensor located within the memory buffer monitors the temperature of that high-current device on the PCB.
- A temperature sensor integrated with the serial presence-detect (SPD) EEPROM monitors the temperature of the module PCB directly through a heat paddle under the EEPROM.

The DRAM temperature is related to these two indicators by a combination of heat spreader performance, ambient temperature, and air flow.

Memory Buffer Operation

LRDIMMs provide increased performance by presenting a single memory buffer to the system, rather than multiple DRAM. Additionally, increased capacity is achieved due to the well-defined topology and load that is achieved on the module because the memory buffer drives only the SDRAM.

Control and Status Registers

The memory buffer contains control and status registers. All control and status registers are accessible through the SMBus, as well as through in-band channel commands. The registers can be read by software from the SMBus host any time the memory buffer is powered, except when the memory buffer is in clock-stopped power-down mode, or when the device RESET# pin is asserted.

Temperature Sensor

The memory buffer contains a class-C temperature sensor that can be configured to assert the EVENT# pin when temperature thresholds are exceeded. The temperature sensor is accessible through the SMBus.

Parity Operations

The memory buffer can accept a parity bit from the system's memory controller, providing even parity for the control, command, and address bus. Parity is calculated from all command and address signals (CKE, ODT, and S# are not included in parity). The last bit of the sum is compared to the parity signal provided by the system at the Par_In pin. Parity errors are flagged on the Err_Out# pin. Parity is also checked during control-word programming.

Serial Presence-Detect EEPROM with Temperature Sensor

Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. User-specific information can be written into the remaining 128 bytes of storage. READ/WRITE operations between the system (master) and the EEPROM (slave) device occur via the SMBus. Write-protect (WP) is connected to V_{SS}, permanently disabling hardware write-protect. For further information please refer to Micron technical note TN-04-42, "Memory Module Serial Presence-Detect."

Temperature Sensor

A class-B temperature sensor is integrated with the SPD EEPROM component on the module. The sensor temperature is monitored and converted into a digital word via the SMBus. System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V_{DD}	V_{DD} supply voltage relative to V_{SS}	-0.4	1.975	V
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}	-0.4	1.975	V

Table 10: Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	Notes
V _{DD}	V _{DD} supply voltage		1.283	1.35	1.45	V	
			1.425	1.5	1.575	V	1
V _{REFCA(DC)}	Input reference voltage command /address bus		0.49 × V _{DD}	0.5 × V _{DD}	0.51 × V _{DD}	V	
V _{REFDQ(DC)}	I/O reference voltage DQ bus		0.49 × V _{DD}	0.5 × V _{DD}	0.51 × V _{DD}	V	
I _{VTT}	Termination reference current from V _{TT}		–600	–	600	mA	
V _{TT}	Termination reference voltage (DC) – command/address bus		0.49 × V _{DD} - 20mV	0.5 × V _{DD}	0.51 × V _{DD} + 20mV	V	2
T _A	Module ambient operating temperature	Commercial	0	–	70	°C	3, 4
T _C	DDR3 SDRAM component case operating temperature	Commercial	0	–	95	°C	3, 4, 5

- Notes:
1. Module is backward-compatible with 1.5V operation. Refer to device specification for details and operation guidance.
 2. V_{TT} termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
 3. T_A and T_C are simultaneous requirements.
 4. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's Web site.
 5. The refresh rate is required to double when $85^\circ\text{C} < T_C \leq 95^\circ\text{C}$.



DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available on Micron's web site. Module speed grades correlate with component speed grades, as shown below.

Table 11: Module and Component Speed Grades

DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-2G1	-093
-1G9	-107
-1G6	-125
-1G4	-15E
-1G1	-187E
-1G0	-187
-80C	-25E
-80B	-25

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.

I_{DD} Specifications

Table 12: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision M)

Values are for the MT41K512M4 DDR3L SDRAM only and are computed from values specified in the 2Gb (512 Meg x 4) component data sheet

Parameter	Symbol	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	1296	1206	1116	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	1566	1476	1386	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	432	432	432	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	1188	1008	828	mA
Precharge quiet standby current	I _{DD2Q} ²	1188	1008	828	mA
Precharge standby current	I _{DD2N} ²	1260	1080	900	mA
Precharge standby ODT current	I _{DD2NT} ²	936	846	756	mA
Active power-down current	I _{DD3P} ²	1692	1512	1332	mA
Active standby current	I _{DD3N} ²	1872	1692	1512	mA
Burst read operating current	I _{DD4R} ¹	2466	2196	1926	mA
Burst write operating current	I _{DD4W} ¹	2286	2016	1746	mA
Refresh current	I _{DD5B} ¹	3636	3546	3456	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	432	432	432	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	540	540	540	mA
All banks interleaved read current	I _{DD7} ¹	4176	3906	3636	mA
Reset current	I _{DD8} ¹	504	504	504	mA

- Notes: 1. One module rank in the active I_{DD}, the other rank in I_{DD2P0} (slow exit).
2. All ranks in this I_{DD} condition.

Table 13: DDR3 I_{DD} Specifications and Conditions – 16GB (Die Revision D)

Values are for the MT41K1G4 DDR3L SDRAM only and are computed from values specified in the 2Gb 1.35V (512 Meg x 4) component data sheet

Parameter	Symbol	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	1710	1530	1440	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	1800	1710	1620	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	720	720	720	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	1332	1152	1080	mA
Precharge quiet standby current	I _{DD2Q} ²	1692	1584	1404	mA
Precharge standby current	I _{DD2N} ²	1800	1620	1512	mA
Precharge standby ODT current	I _{DD2NT} ²	1260	1170	1080	mA
Active power-down current	I _{DD3P} ²	2268	2088	1908	mA
Active standby current	I _{DD3N} ²	2232	2052	1872	mA
Burst read operating current	I _{DD4R} ¹	3510	3150	2790	mA
Burst write operating current	I _{DD4W} ¹	3150	2790	2430	mA
Refresh current	I _{DD5B} ¹	4320	4140	4050	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	792	792	792	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	1008	1008	1008	mA
All banks interleaved read current	I _{DD7} ¹	5580	4860	4140	mA
Reset current	I _{DD8} ¹	792	792	792	mA

Notes: 1. One module rank in the active I_{DD}, the other rank in I_{DD2P0} (slow exit).
2. All ranks in this I_{DD} condition.

Table 14: DDR3 I_{DD} Specifications and Conditions – 16GB (Die Revision E)

Values are for the MT41K1G4 DDR3L SDRAM only and are computed from values specified in the 2Gb 1.35V (512 Meg x 4) component data sheet

Parameter	Symbol	1600	1333	1066	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	1314	1170	1116	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	1422	1350	1278	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	648	648	648	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	1152	1008	936	mA
Precharge quiet standby current	I _{DD2Q} ²	1152	1008	972	mA
Precharge standby current	I _{DD2N} ²	1152	1044	1008	mA
Precharge standby ODT current	I _{DD2NT} ²	1026	954	900	mA
Active power-down current	I _{DD3P} ²	1368	1260	1152	mA
Active standby current	I _{DD3N} ²	1368	1260	1152	mA
Burst read operating current	I _{DD4R} ¹	2970	2664	2358	mA
Burst write operating current	I _{DD4W} ¹	2448	2178	1890	mA
Refresh current	I _{DD5B} ¹	4554	4428	4356	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	720	720	720	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	900	900	900	mA
All banks interleaved read current	I _{DD7} ¹	4248	3708	3168	mA
Reset current	I _{DD8} ¹	720	720	720	mA

Notes: 1. One module rank in the active I_{DD}, the other rank in I_{DD2P0} (slow exit).
2. All ranks in this I_{DD} condition.

Temperature Sensor with Serial Presence-Detect EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the SMBus bus shared with the SPD EEPROM and memory buffer.

Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: www.micron.com/SPD.

Table 15: Temperature Sensor with SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V_{DDSPD}	3.0	3.6	V
Supply current: $V_{DD} = 3.3V$	I_{DD}	–	2.0	mA
Input high voltage: Logic 1; SCL, SDA	V_{IH}	$V_{DDSPD} \times 0.7$	$V_{DDSPD} + 1$	V
Input low voltage: Logic 0; SCL, SDA	V_{IL}	–0.5	$V_{DDSPD} \times 0.3$	V
Output low voltage: $I_{OUT} = 2.1mA$	V_{OL}	–	0.4	V
Input current	I_{IN}	–5.0	5.0	μA
Temperature sensing range	–	–40	125	$^{\circ}C$
Temperature sensor accuracy (class B)	–	–1.0	1.0	$^{\circ}C$

Table 16: Temperature Sensor and SPD EEPROM Serial Interface Timing

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can start	t_{BUF}	4.7	–	μs
SDA fall time	t_F	20	300	ns
SDA rise time	t_R	–	1000	ns
Data hold time	$t_{HD:DAT}$	200	900	ns
Start condition hold time	$t_{H:STA}$	4.0	–	μs
Clock HIGH period	t_{HIGH}	4.0	50	μs
Clock LOW period	t_{LOW}	4.7	–	μs
SCL clock frequency	t_{SCL}	10	100	kHz
Data setup time	$t_{SU:DAT}$	250	–	ns
Start condition setup time	$t_{SU:STA}$	4.7	–	μs
Stop condition setup time	$t_{SU:STO}$	4.0	–	μs

EVENT# Pin

The temperature sensor also adds the EVENT# pin (open-drain). Although not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. The open-drain output of EVENT# under the three separate operating modes is illustrated below. Event thresholds are programmed in the 0x01 reg-

ister using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.

The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and returns to the logic HIGH state only when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.

SMBus Slave Subaddress Decoding

The temperature sensor's physical address differs from the SPD EEPROM's physical address: binary 0011 for A0, A1, A2, and RW#, where A2, A1, and A0 are the three slave sub-address pins and the RW# bit is the READ/WRITE flag.


If the slave base address is fixed for the SPD EEPROM/temperature sensor, then the pins set the subaddress bits of the slave address, enabling the devices to be located anywhere within the eight slave address locations. For example, they could be set from 30h to 3Eh.

Serial Presence-Detect Data

For the latest serial presence-detect data, refer to Micron's SPD page:
www.micron.com/SPD.

Module Dimensions

Figure 3: 240-Pin DDR3 LRDIMM



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.
2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900
www.micron.com/productsupport Customer Comment Line: 800-932-4992
Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.