



# 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD

**IDT74LVCH16601A**

## FEATURES:

- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- CMOS power levels ( $0.4\mu W$  typ. static)
- All inputs, outputs, and I/O are 5V tolerant
- Supports hot insertion
- Available in SSOP, TSSOP, and TVSOP packages

## DRIVE FEATURES:

- High Output Drivers:  $\pm 24mA$
- Reduced system switching noise

## APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- Data communication and telecommunication systems

## DESCRIPTION:

The LVCH16601A 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. The LVCH16601A combines D-type latches and D-type flip-flops to allow data flow in transparent, latched and clocked modes.

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latched-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ( $\overline{CLKENAB}$  and  $\overline{CLKENBA}$ ) inputs.


For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A-bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output enable  $\overline{OEAB}$  is active low. When  $\overline{OEAB}$  is low, the outputs are active. When  $\overline{OEAB}$  is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses  $\overline{OEBA}$ , LEBA, CLKBA and  $\overline{CLKENBA}$ .

All pins can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.

The LVCH16601A has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The LVCH16601A has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

TO 17 OTHER CHANNELS

INDUSTRIAL TEMPERATURE RANGE

MARCH 1999

## PIN CONFIGURATION



SSOP/ TSSOP/ TVSOP  
TOP VIEW

## CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter <sup>(1)</sup> | Conditions | Typ. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN    | Input Capacitance        | VIN = 0V   | 4.5  | 6    | pF   |
| COUT   | Output Capacitance       | VOU = 0V   | 6.5  | 8    | pF   |
| CII/O  | I/O Port Capacitance     | VIN = 0V   | 6.5  | 8    | pF   |

### NOTE:

1. As applicable to the device type.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

| Symbol     | Description                                   | Max          | Unit |
|------------|-----------------------------------------------|--------------|------|
| VTERM      | Terminal Voltage with Respect to GND          | -0.5 to +6.5 | V    |
| TSTG       | Storage Temperature                           | -65 to +150  | °C   |
| IOUT       | DC Output Current                             | -50 to +50   | mA   |
| IIK<br>IOL | Continuous Clamp Current,<br>VI < 0 or VO < 0 | -50          | mA   |
| ICC<br>Iss | Continuous Current through each<br>VCC or GND | ±100         | mA   |

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## PIN DESCRIPTION

| Pin Names            | Description                                                 |
|----------------------|-------------------------------------------------------------|
| $\overline{OEAB}$    | A-to-B Output Enable Input (Active LOW)                     |
| $\overline{OEBA}$    | B-to-A Output Enable Input (Active LOW)                     |
| LEAB                 | A-to-B Latch Enable Input                                   |
| LEBA                 | B-to-A Latch Enable Input                                   |
| CLKAB                | A-to-B Clock Input                                          |
| CLKBA                | B-to-A Clock Input                                          |
| Ax                   | A-to-B Data Inputs or B-to-A 3-State Outputs <sup>(1)</sup> |
| Bx                   | B-to-A Data Inputs or A-to-B 3-State Outputs <sup>(1)</sup> |
| $\overline{CLKENAB}$ | A-to-B Clock Enable Input (Active LOW)                      |
| $\overline{CLKENBA}$ | B-to-A Clock Enable Input (Active LOW)                      |

### NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLE<sup>(1,2)</sup>

| Inputs               |                   |      |       |    | Outputs          |
|----------------------|-------------------|------|-------|----|------------------|
| $\overline{CLKENAB}$ | $\overline{OEAB}$ | LEAB | CLKAB | Ax | Bx               |
| X                    | H                 | X    | X     | X  | Z                |
| X                    | L                 | H    | X     | L  | L                |
| X                    | L                 | H    | X     | H  | H                |
| H                    | L                 | L    | X     | X  | B <sup>(3)</sup> |
| L                    | L                 | L    | ↑     | L  | L                |
| L                    | L                 | L    | ↑     | H  | H                |
| L                    | L                 | L    | L     | X  | B <sup>(3)</sup> |
| L                    | L                 | L    | H     | X  | B <sup>(4)</sup> |

### NOTES:

- H = HIGH Voltage Level  
X = Don't Care  
L = LOW Voltage Level  
Z = High-Impedance  
↑ = LOW-to-HIGH transition
- A-to-B data flow is shown. B-to-A data flow is similar but uses  $\overline{OEBA}$ , LEBA, CLKBA, and  $\overline{CLKENBA}$ .
- Output level before the indicated steady-state input conditions were established.
- Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

| Symbol                              | Parameter                                              | Test Conditions                                                       |                                          | Min. | Typ. <sup>(1)</sup> | Max.     | Unit          |
|-------------------------------------|--------------------------------------------------------|-----------------------------------------------------------------------|------------------------------------------|------|---------------------|----------|---------------|
| $V_{IH}$                            | Input HIGH Voltage Level                               | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                               |                                          | 1.7  | —                   | —        | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                               |                                          | 2    | —                   | —        |               |
| $V_{IL}$                            | Input LOW Voltage Level                                | $V_{CC} = 2.3\text{V}$ to $2.7\text{V}$                               |                                          | —    | —                   | 0.7      | V             |
|                                     |                                                        | $V_{CC} = 2.7\text{V}$ to $3.6\text{V}$                               |                                          | —    | —                   | 0.8      |               |
| $I_{IH}$<br>$I_{IL}$                | Input Leakage Current                                  | $V_{CC} = 3.6\text{V}$                                                | $V_I = 0$ to $5.5\text{V}$               | —    | —                   | $\pm 5$  | $\mu\text{A}$ |
| $I_{OZH}$<br>$I_{OZL}$              | High Impedance Output Current<br>(3-State Output pins) | $V_{CC} = 3.6\text{V}$                                                | $V_O = 0$ to $5.5\text{V}$               | —    | —                   | $\pm 10$ | $\mu\text{A}$ |
| $I_{OFF}$                           | Input/Output Power Off Leakage                         | $V_{CC} = 0\text{V}$ , $V_{IN}$ or $V_O \leq 5.5\text{V}$             |                                          | —    | —                   | $\pm 50$ | $\mu\text{A}$ |
| $V_{IK}$                            | Clamp Diode Voltage                                    | $V_{CC} = 2.3\text{V}$ , $I_{IN} = -18\text{mA}$                      |                                          | —    | -0.7                | -1.2     | V             |
| $V_H$                               | Input Hysteresis                                       | $V_{CC} = 3.3\text{V}$                                                |                                          | —    | 100                 | —        | mV            |
| $I_{CCL}$<br>$I_{CCH}$<br>$I_{CCZ}$ | Quiescent Power Supply Current                         | $V_{CC} = 3.6\text{V}$                                                | $V_{IN} = \text{GND}$ or $V_{CC}$        | —    | —                   | 10       | $\mu\text{A}$ |
|                                     |                                                        |                                                                       | $3.6 \leq V_{IN} \leq 5.5\text{V}^{(2)}$ | —    | —                   | 10       |               |
| $\Delta I_{CC}$                     | Quiescent Power Supply Current Variation               | One input at $V_{CC} - 0.6\text{V}$ , other inputs at $V_{CC}$ or GND |                                          | —    | —                   | 500      | $\mu\text{A}$ |

### NOTES:

- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.
- This applies in the disabled state only.

## BUS-HOLD CHARACTERISTICS

| Symbol                   | Parameter <sup>(1)</sup>         | Test Conditions        |                            | Min. | Typ. <sup>(2)</sup> | Max.      | Unit          |
|--------------------------|----------------------------------|------------------------|----------------------------|------|---------------------|-----------|---------------|
| $I_{BHH}$<br>$I_{BHL}$   | Bus-Hold Input Sustain Current   | $V_{CC} = 3\text{V}$   | $V_I = 2\text{V}$          | -75  | —                   | —         | $\mu\text{A}$ |
|                          |                                  |                        | $V_I = 0.8\text{V}$        | 75   | —                   | —         |               |
| $I_{BHH}$<br>$I_{BHL}$   | Bus-Hold Input Sustain Current   | $V_{CC} = 2.3\text{V}$ | $V_I = 1.7\text{V}$        | —    | —                   | —         | $\mu\text{A}$ |
|                          |                                  |                        | $V_I = 0.7\text{V}$        | —    | —                   | —         |               |
| $I_{BHHO}$<br>$I_{BHLO}$ | Bus-Hold Input Overdrive Current | $V_{CC} = 3.6\text{V}$ | $V_I = 0$ to $3.6\text{V}$ | —    | —                   | $\pm 500$ | $\mu\text{A}$ |

### NOTES:

- Pins with Bus-Hold are identified in the pin description.
- Typical values are at  $V_{CC} = 3.3\text{V}$ ,  $+25^{\circ}\text{C}$  ambient.

## OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter           | Test Conditions <sup>(1)</sup> |               | Min.      | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|-----------|------|------|
| VOH    | Output HIGH Voltage | VCC = 2.3V to 3.6V             | IOH = – 0.1mA | VCC – 0.2 | —    | V    |
|        |                     | VCC = 2.3V                     | IOH = – 6mA   | 2         | —    |      |
|        |                     | VCC = 2.3V                     | IOH = – 12mA  | 1.7       | —    |      |
|        |                     | VCC = 2.7V                     |               | 2.2       | —    |      |
|        |                     | VCC = 3V                       |               | 2.4       | —    |      |
|        |                     | VCC = 3V                       | IOH = – 24mA  | 2         | —    |      |
| VOL    | Output LOW Voltage  | VCC = 2.3V to 3.6V             | IoL = 0.1mA   | —         | 0.2  | V    |
|        |                     | VCC = 2.3V                     | IoL = 6mA     | —         | 0.4  |      |
|        |                     |                                | IoL = 12mA    | —         | 0.7  |      |
|        |                     | VCC = 2.7V                     | IoL = 12mA    | —         | 0.4  |      |
|        |                     | VCC = 3V                       | IoL = 24mA    | —         | 0.55 |      |

**NOTE:**

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range.  
TA = – 40°C to + 85°C.

## OPERATING CHARACTERISTICS, VCC = 3.3V ± 0.3V, TA = 25°C

| Symbol | Parameter                                                      | Test Conditions     | Typical | Unit |
|--------|----------------------------------------------------------------|---------------------|---------|------|
| CPD    | Power Dissipation Capacitance per Transceiver Outputs enabled  | CL = 0pF, f = 10Mhz |         | pF   |
| CPD    | Power Dissipation Capacitance per Transceiver Outputs disabled |                     |         |      |

## SWITCHING CHARACTERISTICS<sup>(1)</sup>

| Symbol             | Parameter                                             | V <sub>CC</sub> = 2.7V |      | V <sub>CC</sub> = 3.3V ± 0.3V |      | Unit |
|--------------------|-------------------------------------------------------|------------------------|------|-------------------------------|------|------|
|                    |                                                       | Min.                   | Max. | Min.                          | Max. |      |
| t <sub>PLH</sub>   | Propagation Delay                                     | —                      | 5.4  | —                             | 4.6  | ns   |
| t <sub>PHL</sub>   | Ax to Bx or Bx to Ax                                  | —                      | —    | —                             | —    | —    |
| t <sub>PLH</sub>   | Propagation Delay                                     | —                      | 6.2  | —                             | 5.2  | ns   |
| t <sub>PHL</sub>   | LEBA to Ax, LEAB to Bx                                | —                      | —    | —                             | —    | —    |
| t <sub>PLH</sub>   | Propagation Delay                                     | —                      | 6.3  | —                             | 5.3  | ns   |
| t <sub>PHL</sub>   | CLKBA to Ax, CLKAB to Bx                              | —                      | —    | —                             | —    | —    |
| t <sub>PZH</sub>   | Output Enable Time                                    | —                      | 6.8  | —                             | 5.6  | ns   |
| t <sub>PZL</sub>   | $\overline{OEBA}$ to Ax, $\overline{OEAB}$ to Bx      | —                      | —    | —                             | —    | —    |
| t <sub>PHZ</sub>   | Output Disable Time                                   | —                      | 6    | —                             | 5.2  | ns   |
| t <sub>PLZ</sub>   | $\overline{OEBA}$ to Ax, $\overline{OEAB}$ to Bx      | —                      | —    | —                             | —    | —    |
| t <sub>SU</sub>    | Set-up Time HIGH or LOW<br>Ax to CLKAB, Bx to CLKBA   | 1.5                    | —    | 1.5                           | —    | ns   |
| t <sub>H</sub>     | Hold Time HIGH or LOW<br>Ax to CLKAB, Bx to CLKBA     | 0.8                    | —    | 0.8                           | —    | ns   |
| t <sub>SU</sub>    | Set-up Time HIGH or LOW<br>Ax to LEAB, Bx to LEBA     | Clock LOW              |      | 1                             | —    | ns   |
|                    |                                                       | Clock HIGH             |      | 1                             | —    |      |
| t <sub>SU</sub>    | Set-up Time, $\overline{CLKENAB}$ to CLKAB            | 2.1                    | —    | 2.1                           | —    | ns   |
| t <sub>SU</sub>    | Set-up Time, $\overline{CLKENBA}$ to CLKBA            | 2.1                    | —    | 2.1                           | —    | ns   |
| t <sub>H</sub>     | Hold Time HIGH or LOW<br>Ax after LEAB, Bx after LEBA | 1.8                    | —    | 1.8                           | —    | ns   |
| t <sub>H</sub>     | Hold Time, $\overline{CLKENAB}$ after CLKAB           | 0.5                    | —    | 0.5                           | —    | ns   |
| t <sub>H</sub>     | Hold Time, $\overline{CLKENBA}$ after CLKBA           | 0.5                    | —    | 0.5                           | —    | ns   |
| t <sub>w</sub>     | LEAB or LEBA Pulse Width HIGH                         | 3                      | —    | 3                             | —    | ns   |
| t <sub>w</sub>     | CLKAB or CLKBA Pulse Width HIGH or LOW                | 3                      | —    | 3                             | —    | ns   |
| t <sub>SK(0)</sub> | Output Skew <sup>(2)</sup>                            | —                      | —    | —                             | 500  | ps   |


### NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. T<sub>A</sub> = – 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

| Symbol            | V <sub>CC</sub> <sup>(1)</sup> =3.3V±0.3V | V <sub>CC</sub> <sup>(1)</sup> =2.7V | V <sub>CC</sub> <sup>(2)</sup> =2.5V±0.2V | Unit |
|-------------------|-------------------------------------------|--------------------------------------|-------------------------------------------|------|
| V <sub>LOAD</sub> | 6                                         | 6                                    | 2 x V <sub>CC</sub>                       | V    |
| V <sub>IH</sub>   | 2.7                                       | 2.7                                  | V <sub>CC</sub>                           | V    |
| V <sub>T</sub>    | 1.5                                       | 1.5                                  | V <sub>CC</sub> / 2                       | V    |
| V <sub>LZ</sub>   | 300                                       | 300                                  | 150                                       | mV   |
| V <sub>HZ</sub>   | 300                                       | 300                                  | 150                                       | mV   |
| C <sub>L</sub>    | 50                                        | 50                                   | 30                                        | pF   |



Test Circuit for All Outputs

#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.


R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>r</sub> ≤ 2.5ns; t<sub>f</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>r</sub> ≤ 2ns; t<sub>f</sub> ≤ 2ns.

### SWITCH POSITION


| Test                                    | Switch            |
|-----------------------------------------|-------------------|
| Open Drain<br>Disable Low<br>Enable Low | V <sub>LOAD</sub> |
| Disable High<br>Enable High             | GND               |
| All Other Tests                         | Open              |




Output Skew - t<sub>SK</sub>(x)

#### NOTES:

1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times



Pulse Width

## ORDERING INFORMATION

| IDT | XX          | LVC | X        | XX     | XXXX        | XX      |                                                       |
|-----|-------------|-----|----------|--------|-------------|---------|-------------------------------------------------------|
|     | Temp. Range |     | Bus-Hold | Family | Device Type | Package |                                                       |
|     |             |     |          |        |             | PV      | Shrink Small Outline Package                          |
|     |             |     |          |        |             | PA      | Thin Shrink Small Outline Package                     |
|     |             |     |          |        |             | PF      | Thin Very Small Outline Package                       |
|     |             |     |          |        | 601A        |         | 18-Bit Universal Bus Transceiver with 3-State Outputs |
|     |             |     |          | 16     |             |         | Double-Density, $\pm 24\text{mA}$                     |
|     |             |     | H        |        |             |         | Bus-hold                                              |
|     |             |     |          |        |             | 74      | $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$        |



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459