

## DS3875 Futurebus+ Arbitration Controller MIL-STD-883

### General Description

(For a complete description of operation, please refer to the commercial datasheet.)

The DS3875 Futurebus+ Arbitration Controller is a member of National Semiconductor's Futurebus+ chip set designed specifically for the IEEE 896.1 Futurebus+ standard. The DS3875 implements Distributed Arbitration and Distributed Arbitration messages in a single chip.


The DS3875 interfaces with Futurebus+ through the DS3885 BTL Arbitration Transceiver and the DS3884A BTL Handshake Transceiver. The DS3885 BTL Arbitration Transceiver incorporates the competition logic needed for the Arbitration Number signal lines. The DS3884A BTL Handshake Transceiver has selectable Wired-OR receiver glitch filtering. The DS3884A is used for the Arbitration Sequencing and Arbitration Condition signal lines.

Additional transceiver included in the military Futurebus+ chip set is the DS3886A BTL 9-bit Latching Data Transceiver. The DS3886A transceiver features edge-triggered latches in the driver which may be bypassed during a fall-through mode and a transparent latch in the receiver.

The Logical Interface Futurebus+ Engine (LIFE) I/O Protocol Controller with 64-bit Data Path incorporates the Compelled Mode Futurebus+ Parallel Protocol. The Protocol Controller handles all the handshaking signals between the Futurebus+ and the local bus interfaces, and incorporates a DMA Controller with built-in FIFOs for fast queueing.


### Features

- The controller implements the complete requirements of the IEEE 896.1 specification as a subset of its features
- Supports Arbitration message sending and receiving
- Supports the two modes of operation (RESTRICTED/UNRESTRICTED)
- Software configurable double/single pass operation, slow/fast, IBA/Parking and restricted/unrestricted modes of arbitration
- Built-in 1  $\mu$ s timer for use in the arbitration cycle
- User programmable 16 arbitration delays (8 slow and 8 fast)
- Built-in PLL for accurate delays. The PLL accepts clocks from 2 MHz to 40 MHz in steps of 1 MHz
- Signal to unlock slave modules on transfer of tenure. Auto unlock through a dummy cycle if the current master locked resources
- Programmable delay for releasing ar\* after issuing COMPETE/IBA\_CMPT. This is to ensure the assertion of the arbitration number during competition, before the release of ar\*. Also this delay ensures there is sufficient time to assert the AD/DATA lines during Idle Bus Arbitration before the release of ar\*
- Read/Write facility with data acknowledge for the host to load arbitration numbers, an arbitration message, and control registers
- On chip parity generator unloads the host of the additional parity generation function
- Separate interrupts to indicate error occurrence and arbitration message received. Interrupts cleared on a register write. Error status is available in a separate status register
- A special output pin to indicate that a POWERFAIL message was received
- Hardwired register to hold the first word of the arbitration message
- FIFO strobe provided to store more than one arbitration message externally to prevent overrun
- Idle Bus Arbitration (IBA) supported
- Parking implemented
- Bus initialization, system reset and Live-insertion supported. (The logic to detect these conditions must be implemented externally.)
- Testability in the form of reading from key registers which include the STATE, MCW, 1  $\mu$ s timer and programmable input clock divider
- 68-pin CQD Package



National's Futurebus+ Chip Set Diagram

TL/F/11977-1



TL/F/11977-2

## Pin Definition

Pin	# of Pins	Type	Description
<b>SIGNAL TO/FROM THE HANDSHAKE TRANSCEIVER</b>			
APO	1	O	Arbitration handshake signal from the controller.
AQO	1	O	Arbitration handshake signal from the controller.
ARO	1	O	Arbitration handshake signal from the controller.
AC0O	1	O	Arbitration condition signal from the controller.
AC1O	1	O	Arbitration condition signal from the controller.
API	1	I	Arbitration handshake signal from Futurebus +. This signal is the filtered and inverted version of the Futurebus + backplane signal AP*.
AQI	1	I	Arbitration handshake signal from Futurebus +. This signal is the filtered and inverted version of the Futurebus + backplane signal AQ*.
ARI	1	I	Arbitration handshake signal from Futurebus +. This signal is the filtered and inverted version of the Futurebus + backplane signal AR*.
AC0I	1	I	Arbitration condition signal from Futurebus +.
AC1I	1	I	Arbitration condition signal from Futurebus +.
<b>SIGNAL TO/FROM THE ARBITRATION TRANSCEIVER (Note: These pins are mapped to/from the DS3885 Futurebus + Arbitration Transceiver.)</b>			
CN(7:0)	8	I/O	The bus to carry competition number to/from the arbitration transceiver.
CNp	1	O	Parity bit of the competition number.
CMPT*	1	O	Enables the Arbitration number onto Futurebus +.
AB_RE*	1	O	Direction control for the competition number bus to/from the transceiver.
CN_LE*	1	O	Latch enable for latching the Arbitration number from the controller into the transceiver.
PER*	1	I	<b>PARITY ERROR:</b> Indicates that a parity error was detected on the winner's arbitration number.
WIN*__GT*	1	I	Win signal when competing/greater than signal when not competing (used to preempt).
ALL1*	1	I	Indicates that all the arbitration number lines on the bus are asserted (used for messages).
<b>SIGNALS TO/FROM THE PARALLEL PROTOCOL CONTROLLER</b>			
BRQ*	1	I	<b>BUS REQUEST:</b> Indicates to the controller to acquire the bus for the module's use.
BGRNT*	1	O	<b>BUS GRANT:</b> Signal asserted by the controller after the detection of a bus request. The module can start using the bus.
RINT*	1	I	Will put the arbitration controller in phase 0 and release all the bus lines except AR*. A selective reset is performed. The rising edge will release controller from phase 0. This reset is to be used for bus initialization.
RST*	1	I	Reset signal from the host. An internal reset is performed. All bus signals are released. The rising edge will put the controller in phase 0 (same as power-up reset).
HALT*	1	I	Will halt the arbitration controller in phase 0. This signal is for use during live insertion.
ENDT*	1	I	<b>END OF TENURE:</b> Indicates the true end of bus tenure of the current master. This line may be asserted only after all the parallel protocol lines are released. (Generated via external logic from BRQ* released.)

## Pin Definition (Continued)

Pin	# of Pins	Type	Description
<b>SIGNALS TO/FROM THE HOST</b> (CPU Plus External Interface Logic)			
DATA(7:0)	8	I/O	Data bus for the host to access the register bank of the controller.
ADD(3:0)	4	I	Address bits for the register bank of the controller.
CS*	1	I	<b>CHIP SELECT:</b> The host can read or write to/from the controller.
R_W*	1	I	Read/write signal from the host.
DSACK*	1	O	Data acknowledge pin for host read/write.
SEL	1	I	<b>SELECT:</b> Determines how the controller latches in data. A "1" on the pin uses the rising edge of CS*. A "0" on the pin uses the falling edge of DSACK*.
MGRQ*	1	I	<b>MESSAGE REQUEST:</b> Indicates to the controller to send an arbitration message.
MGTX*	1	O	<b>MESSAGE TRANSMIT:</b> Indicates the successful transmission of an arbitration message.
ERINT*	1	O	<b>ERROR INTERRUPT:</b> Indicates that an error occurred during the arbitration cycle.
MGINT*	1	O	<b>MESSAGE INTERRUPT:</b> Indicates the reception of an arbitration message.
PFINT*	1	O	<b>POWER FAIL INTERRUPT:</b> Indicates that a powerfail message was received.
<b>EXTERNAL LOGIC</b>			
IBA_CMPT*	1	O	Signal to indicate that the Parallel Protocol controller may assert its bit on the ADDRESS/ DATA bus if it is participating in an Idle Bus Arbitration.
IBA_S*	1	I	This signal indicates that IBA was successful. If this module was a competitor in the IBA competition (IBRQ*), then this module is the winner and now the bus master. If this module was the master, but did not compete in the IBA competition and IBA was successful, then the M bit (Status register) is negated.
AS_CANCEL	1	I	Indicates the start of the disconnection phase of the current master or cancel the current arbitration cycle.
LKD*	1	I	<b>LOCKED:</b> Signal to indicate that resources have been locked in the current tenure and hence generate either a dummy cycle if current master or UNLK* otherwise. (Decoded from Futurebus+ Command port output from Data Path Unit.)
UNLK*	1	O	<b>UNLOCK:</b> Transfer of tenure indication to the parallel protocol controller for unlocking its resources. Generated only if the LKD* signal is asserted. (To external logic.)
FSTR*	1	O	<b>FIFO STROBE:</b> Signal generated to load an external FIFO for received arbitration messages.
CLK	1	I	Clock input to the internal PLL.
C1	1	I	External capacitor input for PLL—0.1 $\mu$ F.

## Electrical Characteristics

### Absolute Maximum Ratings

The 883 specifications are written to reflect the Reliability Electrical Test Specifications (RETS) established by National Semiconductor for this product. For a copy of the RETS, please contact your local National Semiconductor sales office or distributor.

Supply Voltage	6.5V
Control Input Voltage	5.5V
Power Dissipation at 125°C	1.3W
Storage Temperature Range	−65°C to +150°C
Lead Temperature	260°C

### Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, $V_{DD}$	4.5	5.5	V
Operating Free Air Temperature	−55	+125	°C

### Electrical Characteristics (Notes 2 and 3) $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ , $V_{CC} = 5V \pm 10\%$

Symbol	Parameter	Conditions	Min	Max	Units
$V_{IH}$	Minimum Input High Voltage		2.8		V
$V_{IL}$	Minimum Input Low Voltage			0.75	V
$V_{OH}$	Voltage Output High	$I_{OH}$ , $I_{OL}$ for Several Drivers i.e., $I_{OL}$ 4 mA	2.4		V
$V_{OL}$	Voltage Output Low	$I_{OH}$ , $I_{OL}$ for Several Drivers i.e., $I_{OL}$ 8 mA		0.7	V
$I_I$	Input Leakage Current	Input at $V_{DD}$ or $V_{SS}$	−3	3	$\mu\text{A}$
$I_{DD}$	Supply Current	Dynamic Supply Current		100	mA
$I_{CC}$	Static Supply Current	Input at Standby		30	mA

**Note 1:** "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provide conditions for actual device operation.

**Note 2:** All currents into device pins are positive; all currents out of device pin are negative. All voltages are referenced to device ground unless otherwise specified.

**Note 3:** All typicals are given for  $V_{DD} = 5V$ , and  $T_A = 25^\circ\text{C}$ .

## AC Parameters

### Legend to AC Parameter Number Assignments

Parameter Number	Description
t000–t099	Phase 0
t100–t199	Phase 1
t200–t299	Phase 2
t300–t399	Phase 3
t400–t499	Phase 4
t500–t599	Phase 5
tAXX	Reset, Initialization
tBXX	Register Access Data Port
tCXX	Register Access CN Port - Input
tDXX	Clearing Interrupts
tEXX	FIFO Strobe
tFXX	WIN*__GT* Valid
tGXX	Message Signals
tHXX	Busrequest, Busgrant, End of Tenure
tJXX	Locked, Unlock Handshake Signals

## AC Parameters (Continued)

### AC Timing Parameters

Unless otherwise stated:  $T_A = -55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$

All transitions are specified after the input signals are stable and valid for evaluation. This table will describe the parameters as given in the following pages. All values are given in nanoseconds (ns), unless otherwise stated.

Number	Symbol	Parameter Description	Min	Max
$t_1$	$t_{BQBG}$	BRQ* Asserted to BGRNT* Asserted		36
$t_2$	$t_{AQAC}$	AQI Negated to AC0O, AC1O Negated		30
$t_3$	$t_{APIO}$	API Asserted to APO Asserted		31
$t_4$	$t_{RQAP}$	MGRQ* or BRQ* Asserted to APO Asserted		38
$t_5$	$t_{EDAP}$	(Dummy Cycle) ENDT* Asserted to APO Asserted		46
$t_6$	$t_{BQAP}$	(Consecutive Bus Requests) BRQ* Asserted to APO Asserted		34
$t_7$	$t_{HTAP}$	HALT* Negated to APO Asserted		28
$t_{100}$	$t_{CNLEAR} + (0 - 25)$	CN_LE* Negated to ARO Negated. Determined by Programmable Value		$4 + (0 - 25)$
$t_{101}$	$t_{CNLE}$	CN_LE* Width	18	28
$t_{102}$	$t_{CNS}$	CN Port Setup Time	23	
$t_{103}$	$t_{CNZ}$	ARI Negated to TRI-STATE CN Port	16	
$t_{104}$	$t_{IBCAR}$	(IBA Mode) IBA-CMPT* Asserted to ARO Negated. Determined by Programmable Value	$20 + (0 - 25)$	
$t_{105}$	$t_{CPTAR}$	CMPT* Asserted to ARO Negated. Determined by Programmable Value	$20 + (0 - 25)$	
$t_{106}$	$t_{AC0AR}$	(Slow Mode) AC0O Asserted to ARO Negated. Determined by Programmable Value	$18 + (0 - 25)$	
$t_{107}$	$t_{APCNLE}$	APO Asserted to CN-LE* Asserted. CTRL3[0], "G0" Bit is Set		32
$t_{108}$	$t_{APCPTA}$	APO Asserted to CMPT* Asserted		24
$t_{109}$	$t_{APIBC}$	APO Asserted to IBA_CMPT* Asserted		22
$t_{110}$	$t_{APAC}$	APO Asserted to AC0O Asserted (Slow Mode)		32
$t_{200}$	$t_{ARABRD}$	ARI Negated to AB_RE* Asserted		62
$t_{202}$	$t_{IBSBG}$	(IBA Mode) IBA_S* Asserted to BGRNT* Asserted		40
$t_{203}$	$t_{WINAQ}$	WIN*_GT* Asserted to AQO Asserted. After $T_A$ Expired.		35
$t_{204}$	$t_{AQIO}$	AQI Asserted to AQO Asserted		24
$t_{205}$	$t_{ARAQ}$	ARI Negated to AQO Asserted		$30 + T_A$
$t_{207}$	$t_{IBSAQ}$	(IBA Mode) IBA-S* Asserted to AQO Asserted		35
$t_{300}$	$t_{AC10AP}$	AC10 Asserted to APO Negated		29
$t_{301}$	$t_{ASNAP}$	AS_Cancel* Negated to APO Negated		27
$t_{310}$	$t_{APABRD}$	APO Negated to AB_RE* Negated		10
$t_{320}$	$t_{AQAC1}$	AQO Asserted to AC1O Asserted		13
$t_{321}$	$t_{AC1IAPN}$	AC1I Asserted to APO Negated	5	21
$t_{322}$	$t_{ASAAP}$	AS_Cancel* Asserted to APO Negated	5	21
$t_{330}$	$t_{AC1IAP}$	AC1I Asserted to APO Negated		24
$t_{340}$	$t_{RQAC}$	MGRQ* or BRQ* Negated to AC0O, AC1O Asserted		40
$t_{341}$	$t_{AQAC0}$	AQO Asserted to AC0O Negated		4
$t_{342}$	$t_{AQER}$	AQO Asserted to ERIT* Asserted		23
$t_{400}$	$t_{APCPTN}$	API Negated to CMPT* Negated		34

## AC Parameters (Continued)

### AC Timing Parameters Unless otherwise stated: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ , $V_{CC} = 5\text{V} \pm 10\%$ (Continued)

All transitions are specified after the input signals are stable and valid for evaluation. This table will describe the parameters as given in the following pages. All values are given in nanoseconds (ns), unless otherwise stated.

Number	Symbol	Parameter Description	Min	Max
t <sub>401</sub>	t <sub>AC1IAR</sub>	AC1I Asserted to ARO Asserted		26
t <sub>403</sub>	t <sub>CANAC1</sub>	AS__Cancel* Asserted to AC1O Asserted	7	24
t <sub>406</sub>	t <sub>ARIO</sub>	ARI Asserted to ARO Asserted		25
t <sub>407</sub>	t <sub>EDAR</sub>	ENDT* Asserted to ARO Asserted		32
t <sub>500</sub>	t <sub>ARBG</sub>	ARO Asserted to BGRNT* Asserted		12
t <sub>501</sub>	t <sub>OAQ</sub>	BGRNT*, MGTX*, UNLK* or any Interrupt Asserted to AQO Negated	3	
t <sub>502</sub>	t <sub>ARFTR</sub>	ARO Asserted to FSTR* Negated		10
t <sub>503</sub>	t <sub>ARIBC</sub>	ARO Asserted to IBA__CMPT* Negated		10
t <sub>504</sub>	t <sub>ARABSA</sub>	ARO Asserted to MGTX*, UNLK* or any Interrupt Asserted		10
t <sub>A1</sub>	t <sub>RSTPW</sub>	RST* Pulse Width	50	
t <sub>A2</sub>	t <sub>RSTRE</sub>	Output Reset Time		54
t <sub>A3</sub>	t <sub>RSTAR</sub>	RST* Negated to ARO Asserted		25
t <sub>A4</sub>	t <sub>RINTPW</sub>	RINT* Pulse Width	50	
t <sub>A5</sub>	t <sub>RINTRE</sub>	Output Initialization Reset Time		45
t <sub>B1</sub>	t <sub>CSPW</sub>	CS* Pulse Width	35	
t <sub>B2</sub>	t <sub>CSPWN</sub>	CS* Recovery Time	15	
t <sub>B3</sub>	t <sub>CSDKA</sub>	CS* Asserted to DSACK* Asserted		23
t <sub>B4</sub>	t <sub>ADDs</sub>	ADD (3:0) Setup Time	5	
t <sub>B5</sub>	t <sub>ADDH</sub>	ADD (3:0) Hold Time	9	
t <sub>B6</sub>	t <sub>CSDKN</sub>	CS* Negated to DSACK* Negated	5	
t <sub>B7</sub>	t <sub>RWS</sub>	R__W* Setup Time	0	
t <sub>B8</sub>	t <sub>SELS</sub>	SEL Setup Time	0	
t <sub>B10</sub>	t <sub>DATASDK</sub>	Data (7:0) Setup Time with Respect to DSACK*	28	
t <sub>B11</sub>	t <sub>DATAHDK</sub>	Data (7:0) Hold Time with Respect to DSACK*	0	
t <sub>B12</sub>	t <sub>SELH</sub>	SEL Hold Time	5	
t <sub>B24</sub>	t <sub>DATASCS</sub>	Data (7:0) Setup Time with Respect to CS* Negated	15	
t <sub>B25</sub>	t <sub>DATAHCS</sub>	Data (7:0) Hold Time with Respect to CS* Negated	5	
t <sub>B28</sub>	t <sub>DATAV</sub>	Data (7:0) Valid Time before DSACK*		
t <sub>B29</sub>	t <sub>DATAA</sub>	Data (7:0) Access Time with Respect to CS* Asserted		33
t <sub>C2</sub>	t <sub>ABRDCNZ</sub>	AB__RE* Negated to CN (7:0) TRI-STATE	0	
t <sub>D1</sub>	t <sub>CSXINTN</sub>	CS* Asserted to any Interrupt Negated		43

## AC Parameters (Continued)

### AC Timing Parameters Unless otherwise stated: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ , $V_{CC} = 5\text{V} \pm 10\%$ (Continued)

All transitions are specified after the input signals are stable and valid for evaluation. This table will describe the parameters as given in the following pages. All values are given in nanoseconds (ns), unless otherwise stated.

Number	Symbol	Parameter Description	Min	Max
t <sub>F1</sub>	t <sub>WINALL1</sub>	ALL1* Asserted with Respect to WIN*__GT*		5
t <sub>F2</sub>	t <sub>WINPER</sub>	PER* Asserted with Respect to WIN*__GT*		5
t <sub>G1</sub>	t <sub>MGXN</sub>	MGRQ* Negated to MGTX* Negated		23
t <sub>H2</sub>	t <sub>EDBGN</sub>	ENDT* Asserted to BGRNT* Negated		25
t <sub>J1</sub>	t <sub>LKULKN</sub>	LKD* Negated to UNLK* Negated		25



