BTS 5441G

Smart High-Side Power Switch PROFET Four Channels, 25 m Ω

Automotive Power





P	roduct S	ummary
1	1.1 Bloc	w sk Diagram
2	2.1 Pin .	figuration 7 Assignment BTS 5441G 7 Definitions and Functions 7
3		al Characteristics
4	4.1 Pow 4.1.1 4.1.2 4.1.3 4.1.4 4.2 Prot 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5	escription and Electrical Characteristics 11 ver Stages 12 Output On-State Resistance 13 Input Circuit 13 Inductive Output Clamp 12 Electrical Characteristics 14 ection Functions 16 Over-Load Protection 16 Reverse Polarity Protection 17 Over-Voltage Protection 17 Loss of Ground Protection 18 Electrical Characteristics 19 gnosis 20 ON-State Diagnosis 27 OFF-State Diagnosis 22 Sense Enable Function 23 Electrical Characteristics 24
5	Package	e Outlines BTS 5441G
6	Revision	n History




Smart High-Side Power Switch PROFET

BTS 5441G

Product Summary

The BTS 5441G is a four channel high-side power switch in P-DSO-28-19 package providing embedded protective functions including ReverSaveTM.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The device is monolithically integrated in Smart SIPMOS technology.



Operating voltage	$V_{bb(on)}$	4.5 28 V
Over-voltage protection	$V_{bb(AZ)}$	41 V
On-State resistance	R _{DS(ON)}	25 mΩ
Nominal load current (one channel active)	$I_{L(nom)}$	5.6 A
Current limitation	$I_{L(LIM)}$	40 A
Current limitation repetitive	$I_{L(SCr)}$	9.5 A
Stand-by current for whole device with load	$I_{bb(OFF)}$	15 μΑ

Basic Features

- Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved electromagnetic compatibility (EMC)
- Stable behavior at under-voltage
- · Logic ground independent from load ground
- Secure load turn-off while logic ground disconnected
- Optimized inverse current capability

Туре	Ordering Code	Package		
BTS 5441G	Q67060-S6150	P-DSO-28-19		

Data Sheet 3 V1.0, 2004-02-27



Protective Functions

- ReverSaveTM, channels switch on in case of reverse polarity
- · Reverse battery protection without external components
- Short circuit protection
- · Over-load protection
- · Multi-step current limitation
- Thermal shutdown with restart
- Thermal restart at reduced current limitation
- Over-voltage protection without external resistor
- Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Enable function for diagnosis pins (IS1 .. IS4)
- · Proportional load current sense signal by current source
- Open load detection in ON-state by load current sense
- Open load detection in OFF-state by voltage source
- Feedback on over-temperature and current limitation in ON-state

Applications

- μC compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Data Sheet 4 V1.0, 2004-02-27



Overview

1 Overview

The BTS 5441G is a four channel high-side power switch (four times 25 m Ω) in P-DSO-28-19 package providing embedded protective functions including ReverSave.

ReverSave is a protection feature that causes the power transistors to switch on in case of reverse polarity. As a result, the power dissipation is reduced to almost forward condition.

The Enhanced IntelliSense pins IS1 to IS4 provide a sophisticated diagnostic feedback signal including current sense function and open load in off state. The diagnosis signals can be switched on and off by the sense enable pins SENA and SENB.

Integrated ground resistors as well as integrated resistors at each input pin (IN1, IN2, IN3, IN4, SEN) reduce external components to a minimum.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is built by two dual channel chips, each monolithically integrated in Smart SIPMOS technology.

1.1 Block Diagram




Figure 1 Block Diagram

Data Sheet 5 V1.0, 2004-02-27



Overview

1.2 Terms

Following figure shows all terms used in this data sheet.




Figure 2 Terms

Channel related symbols without channel number are valid for each channel separately.



Pin Configuration

2 Pin Configuration

2.1 Pin Assignment BTS 5441G




Figure 3 Pin Configuration P-DSO-28-19

2.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
3	IN1	I	Input signal for channel 1
6	IN2	I	Input signal for channel 2
9	IN3	I	Input signal for channel 3
12	IN4	I	Input signal for channel 4
4	IS1	0	Diagnosis output signal channel 1
5	IS2	0	Diagnosis output signal channel 2
10	IS3	0	Diagnosis output signal channel 3
11	IS4	0	Diagnosis output signal channel 4
7	SENA	I	Sense Enable input for channel 1&2

Data Sheet 7 V1.0, 2004-02-27



Pin Configuration

Pin	Symbol	I/O	Function
13	SENB	I	Sense Enable input for channel 3&4
25, 26, 27	OUT1	0	Protected high-side power output channel 1
22, 23, 24	OUT2	0	Protected high-side power output channel 2
19, 20, 21	OUT3	0	Protected high-side power output channel 3
16, 17, 18	OUT4	0	Protected high-side power output channel 4
2	GNDA	-	Ground connection chip A
8	GNDB	-	Ground connection chip B
1, 14, 15, 28	VBB	-	Positive power supply for logic supply as well as output power supply



Electrical Characteristics

3 Electrical Characteristics

3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

 T_i = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit '	Values	Unit	Test
			min.	max.		Conditions
Supply	^v Voltage					
3.1.1	Supply voltage	V _{bb}	-16	28	V	
3.1.2	Supply voltage for full short circuit protection (single pulse) $(T_j = -40^{\circ}\text{C} 150^{\circ}\text{C})$	V _{bb(SC)}	0	28	V	$L = 8 \mu H$ $R = 0.2 \Omega^{1)}$
3.1.3	Voltage at power transistor	V_{DS}	-	52	V	
3.1.4	Supply Voltage for Load Dump protection	$V_{bb(LD)}$	-	53	V	$R_{L} = 2 \ \Omega^{2)}$ $R_{L} = 6.8 \ \Omega$
Power	Stages					
3.1.5	Load current	I_{L}	-	$I_{L(LIM)}$	Α	3)
3.1.6	Maximum energy dissipation	E_{AS}	-	0.26	J	4)
	per channel (single pulse)					$I_{L(0)} = 5.5 \text{ A}$ $T_{j(0)} = 150^{\circ}\text{C}$
3.1.7	Total power dissipation (DC) for whole device	P _{tot}	-	2.0	W	5) $T_{a} = 85 ^{\circ}\text{C}$ $T_{j} \le 150 ^{\circ}\text{C}$
Logic I	Pins					
3.1.8	Voltage at input pin	V_{IN}	-5 -16	19	V	<i>t</i> ≤ 2 min
3.1.9	Current through input pin	I_{IN}	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min
3.1.10	Voltage at sense enable pin	V_{SEN}	-5 -16	19	V	<i>t</i> ≤ 2 min
3.1.11	Current through sense enable pin	I_{SEN}	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min
3.1.12	Current through sense pin	I_{IS}	-25	10	mA	

Data Sheet 9 V1.0, 2004-02-27



Electrical Characteristics

 T_i = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Test
			min.	max.		Conditions
Tempe	ratures					
3.1.13	Junction temperature	T_{j}	-40	150	°C	
3.1.14	Dynamic temperature increase while switching	$\Delta T_{\rm j}$	-	60	°C	
3.1.15	Storage temperature	T_{stg}	-55	150	°C	
ESD S	usceptibility					
3.1.16	ESD susceptibility HBM IN, SEN IS OUT	V_{ESD}	-1 -2 -4	1 2 4	kV	according to EIA/JESD 22-A 114B

¹⁾ R and L describe the complete circuit impedance including line, contact and generator impedances

Data Sheet 10 V1.0, 2004-02-27

²⁾ Load Dump is specified in ISO 7637, R_I is the internal resistance of the Load Dump pulse generator

³⁾ Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.

⁴⁾ Pulse shape represents inductive switch off: $I_{L}(t) = I_{L}(0) * (1 - t / t_{peak}); 0 < t < t_{peak}$

⁵⁾ Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm² copper heatsinking area (one layer, 70 μm thick) for V_{bb} connection. PCB is vertical without blown air.



Block Description and Electrical Characteristics

4 Block Description and Electrical Characteristics

4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

4.1.1 Output On-State Resistance

The on-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage as well as the junction temperature $T_{\rm j}$. Figure 4 shows these dependencies for the typical on-state resistance. The on-state resistance in reverse polarity mode is described in **Section 4.2.2**.




Figure 4 Typical On-State Resistance

4.1.2 Input Circuit

Figure 5 shows the input circuit of the BTS 5441G. There is an integrated input resistor that makes external components obsolete. The current source to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 .. IN4)

Data Sheet 11 V1.0, 2004-02-27



Block Description and Electrical Characteristics

A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the potential at pin OUT drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 .. OUT4)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ($V_{\rm OUT(CL)}$). See **Figure 7** and **Figure 8** for details. Nevertheless, the maximum allowed load inductance is limited.

Data Sheet 12 V1.0, 2004-02-27



Block Description and Electrical Characteristics




Figure 8 Switching an Inductance

Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTS 5441G. This energy can be calculated with following equation:

$$E = (V_{\text{bb}} + \left| V_{\text{OUT(CL)}} \right|) \cdot \left\lceil \frac{\left| V_{\text{OUT(CL)}} \right|}{R_{\text{L}}} \cdot \ln \left(1 + \frac{R_{\text{L}} \cdot I_{\text{L}}}{\left| V_{\text{OUT(CL)}} \right|} \right) + I_{\text{L}} \right\rceil \cdot \frac{L}{R_{\text{L}}}$$

Following equation simplifies under the assumption of $R_L = 0$:

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 + \frac{V_{bb}}{|V_{OUT(CL)}|}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 9** for the maximum allowed energy dissipation.




Figure 9 Maximum energy dissipation single pulse, $T_{i,Start} = 150$ °C

Data Sheet 13 V1.0, 2004-02-27



Block Description and Electrical Characteristics

4.1.4 **Electrical Characteristics**

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.	_	
Gener	al						
4.1.1	Operating voltage	V_{bb}	4.5		28	V	$\begin{aligned} V_{\text{IN}} &= 4.5 \text{ V} \\ R_{\text{L}} &= 12 \Omega \\ V_{\text{DS}} &< 0.5 \text{ V} \end{aligned}$
4.1.2	Operating current one channel all channels	I_{GND}		1.5 5.6	4 16	mA	V _{IN} = 5 V
4.1.3	Stand-by current for whole device with load	$I_{ m bb(OFF)}$		10	15 15 40	μΑ	$V_{\rm IN} = 0 \ {\rm V}$ $V_{\rm SEN} = 0 \ {\rm V}$ $V_{\rm OUT} < V_{\rm OUT(OL)}$ $T_j = 25 {\rm ^{\circ}C}$ $T_j = 105 {\rm ^{\circ}C}$ $T_j = 150 {\rm ^{\circ}C}$
Outpu	t characteristics						
4.1.4	On-State resistance per channel	$R_{DS(ON)}$		19 35	25 48	mΩ	$I_{L} = 5 \text{ A}$ $T_{j} = 25 \text{ °C}$ $T_{j} = 150 \text{ °C}$
4.1.5	Output voltage drop limitation at small load currents	$V_{DS(NL)}$		40		mV	<i>I</i> _L < 0.5 A
4.1.6	Nominal load current per channel one channel active four channels active	$I_{L(nom)}$	5.6 3.2			A	$T_{\rm a}$ = 85 °C $T_{\rm j} \le$ 150 °C ^{2) 3)}
4.1.7	Output clamp	$V_{OUT(CL)}$	-17	-14.5	-12	V	I_{L} = 40 mA
4.1.8	Output leakage current per channel	$I_{L(OFF)}$		1.5	8	μΑ	$V_{IN} = 0 \; V$
4.1.9	Inverse current capability	-I _{L(inv)}		3		А	1)

Data Sheet 14 V1.0, 2004-02-27



Block Description and Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified)

typical values: $V_{\rm bb} = 13.5 \text{ V}$, $T_{\rm i} = 25 \,^{\circ}\text{C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Therm	al Resistance					•	
4.1.10	Junction to case	R _{thjc}			30	K/W	1)
4.1.11	Junction to ambient	$R_{\rm thja}$				K/W	1) 2)
	one channel active			40			
	all channels active			32			
Input o	characteristics						
4.1.12	Input resistance	R_{IN}	2.3	3.6	5.3	kΩ	
4.1.13	L-input level	$V_{IN(L)}$	-0.3		1.0	V	
4.1.14	H-input level	$V_{IN(H)}$	2.6		17	V	
4.1.15	Input hysteresis	ΔV_{IN}		0.4		V	1)
4.1.16	L-input current	$I_{IN(L)}$	3		75	μΑ	V_{IN} = 0.4 V
4.1.17	H-input current	$I_{IN(H)}$	10	38	75	μΑ	V_{IN} = 5 V
Timing	gs						
4.1.18	Turn-on time to 90% V _{bb}	ton		120	250	μs	$R_{\rm L} = 12 \Omega$ $V_{\rm bb} = 13.5 {\rm V}$
4.1.19	Turn-off time to	t _{OFF}		135	250	μs	$R_{\rm l} = 12 \Omega$
	10% V _{bb}	011					$V_{\rm bb} = 13.5 \ { m V}$
4.1.20	slew rate	dV/dt_{ON}	0.1	0.25	0.5	V/µs	R_{L} = 12 Ω
	30% to 70% V _{bb}						$V_{\rm bb}$ = 13.5 V
4.1.21	slew rate	-d $V\!/$	0.1	0.25	0.5	V/µs	$R_{\rm L}$ = 12 Ω
	70% to 30% V _{bb}	dt_{OFF}					$V_{\rm bb}$ = 13.5 V

¹⁾ Not subject to production test, specified by design

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

Data Sheet 15 V1.0, 2004-02-27

Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm 2 copper heatsinking area (one layer, 70 μ m thick) for V_{bb} connection. PCB is vertical without blown air.

 $^{^{3)}}$ Not subject to production test, parameters are calculated from $R_{DS(ON)}$ and R_{th}



4.2 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

4.2.1 Over-Load Protection

The load current $I_{\rm OUT}$ is limited by the device itself in case of over-load or short circuit to ground. There are two steps of current limitation which are selected automatically depending on the voltage $V_{\rm DS}$ across the power DMOS. Please note that the voltage at the OUT pin is $V_{\rm bb}$ - $V_{\rm DS}$. Please refer to the following figure for details.




Figure 10 Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to **Figure 11** for details.




Figure 11 Shut Down by Over-Temperature

In short circuit condition, the load current is initially limited to $I_{L(LIM)}$. After thermal restart, the current limitation level is reduced to $I_{L(SCr)}$. The current limitation level is reset to $I_{L(LIM)}$ by switching off the device (V_{IN} = 0 V).

Data Sheet 16 V1.0, 2004-02-27



4.2.2 Reverse Polarity Protection

The BTS 5441G is ReverSave. This means, no additional components are required to protect the device in reverse polarity mode. In case of reverse polarity, the device switches on the power transistor to almost forward condition, so the power dissipation is reduced. Additional power is dissipated by the integrated ground resistor. Use following formula for estimation of power dissipation $P_{\rm diss(rev)}$ in reverse polarity mode.

$$P_{\text{diss(rev)}} = \left(R_{\text{ON(rev)}} \cdot \sum_{\text{all channels}} I_{\text{L}}^2\right) + 2 \frac{V_{\text{bb}}^2}{R_{\text{GND}}}$$

The reverse current through the power transistors has to be limited by the connected loads. The current trough sense pins IS1 to IS4 has to be limited (please refer to maximum ratings on Page 9). The temperature protection is not active during reverse polarity.

4.2.3 Over-Voltage Protection

In addition to the output clamp for inductive loads as described in **Section 4.1.3**, there is a clamp mechanism for over-voltage protection. Because of the integrated ground resistor, over-voltage protection does not require external components.

As shown in **Figure 12**, in case of supply voltages greater than $V_{\rm bb(AZ)}$, the power transistors switche on, and the voltage across logic part is clamped. As a result, the internal ground potential rises to $V_{\rm bb}$ - $V_{\rm bb(AZ)}$. Due to the ESD zener diodes, the potential at pin IN1, IN2 and SEN rises almost to that potential, depending on the impedance of the connected circuitry.




Figure 12 Over-Voltage Protection

Data Sheet 17 V1.0, 2004-02-27



4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS 5441G securely changes to or keeps in off state.

Data Sheet 18 V1.0, 2004-02-27



4.2.5 Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Over-l	oad Protection						
4.2.1	Load current limitation	$I_{L(LIM)}$	40		55	А	
4.2.2	Repetitive short circuit current limitation	$I_{L(SCr)}$		9.5		Α	$T_{\rm j} = T_{\rm j(SC)}^{-1)}$
4.2.3	Initial short circuit shut down time	t _{OFF(SC)}		0.5		ms	$T_{\rm jStart}$ = 25 °C ¹⁾
4.2.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 1)		°C	
4.2.5	Thermal hysteresis	$\Delta T_{ m j}$		7		K	1)
Rever	se Battery					•	
4.2.6	On-State resistance per channel in case of reverse polarity	R _{ON(rev)}		30 50	35 70	mΩ	$I_{L} = -3.5 \text{ A}$ $V_{bb} = -13.5 \text{ V}$ $T_{j} = 25 \text{ °C}$ $T_{i} = 150 \text{ °C}$
4.2.7	Reverse current through each GND pin	-I _{GND}		70		mA	$V_{\rm bb} = -13.5 \text{ V}^{-1)}$
Groun	d Circuit						
4.2.8	Integrated Resistors in GND lines	R_{GND}	120	175	260	Ω	
Over-\	/oltage						
4.2.9	Over-voltage protection	$V_{bb(AZ)}$	41	47	53	V	$I_{\rm bb} = 300 \ \mu A^{2)}$
Loss	of GND						
4.2.10	Output current while GND disconnected	$I_{L(GND)}$			1	mA	$I_{IN} = 0^{-1)(3)}$ $I_{SEN} = 0$ $I_{GND} = 0$ $I_{IS} = 0$

¹⁾ Not subject to production test, specified by design

Data Sheet 19 V1.0, 2004-02-27

 $^{^{2)}}$ Current is measured by ramping up V_{hh} until test condition ($I_{hh})$ is reached

³⁾ no connection at these pins



4.3 Diagnosis

For diagnosis purpose, the BTS 5441G provides an Enhanced IntelliSense signal at pins IS1 to IS4 that is enabled by pin SEN. The current sense signal $I_{\rm IS}$, a proportional signal to the load current (ratio $k_{\rm ILIS} = I_{\rm L} \ / \ I_{\rm IS}$), is provided as long as no failure mode occurs. In case of open load in OFF-state, the voltage $V_{\rm IS(fault)}$ is fed to the diagnosis pin.




Figure 13 Block Diagram: Diagnosis

Table 1 Truth Table

Operation Mode	Input	Output Level	Diagnostic Output		
	Level		SEN = H	SEN = L	
Normal Operation (OFF)	L	Z	Z	Z	
Short Circuit to GND		Z	Z	Z	
Over-Temperature		Z	Z	Z	
Short Circuit to V _{bb}		V_{bb}	$V_{\rm IS} = V_{\rm IS(fault)}$	Z	
Open Load		< V _{OUT(OL)}	Z	Z	
		$< V_{\text{OUT(OL)}} $ $> V_{\text{OUT(OL)}}$	$V_{IS} = V_{IS(fault)}$	Z	

Data Sheet 20 V1.0, 2004-02-27



Table 1 Truth Table

Operation Mode	Input	Output Level	Diagnostic Output			
	Level		SEN = H	SEN = L		
Normal Operation (ON)	Н	$\sim V_{ m bb}$	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$	Z		
Current Limitation		$< V_{ m bb}$	Z	Z		
Short Circuit to GND		~GND	Z	Z		
Over-Temperature		Z	Z	Z		
Short Circuit to V _{bb}		V_{bb}	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$	Z		
Open Load		$\sim V_{ m bb}$	Z	Z		

L = Low Level, H = High Level, Z = high impedance, potential depends on leakage currents and external circuit

4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio ($k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$) depends on the temperature. Please refer to **Figure 14** for details. Usually a resistor $R_{\rm IS}$ is connected to the current sense pin. It is recommended to use sense resistors $R_{\rm IS} > 500~\Omega$. A typical value is 4.7 k Ω




Figure 14 Current sense ratio $k_{\rm ILIS}^{(1)}$

Data Sheet 21 V1.0, 2004-02-27

The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in Section 4.3.4 (Position 4.3.7).



In case of over-current as well as over-temperature, the current sense signal is switched off. As a result, one threshold is enough to distinguish between normal and faulty operation. Open load and over-load can be differentiated by switching off the channel and using open-load detection in off-state.

Details about timings between the diagnosis signal $I_{\rm IS}$ and the output voltgage $V_{\rm OUT}$ and the load current $I_{\rm L}$ in ON-state can be found in **Figure 15**.




Figure 15 Timing of Diagnosis Signal in ON-state

4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal $I_{\rm IS}$ and the output voltgage $V_{\rm OUT}$ and the load current $I_{\rm I}$ in OFF-state can be found in **Figure 16**.




Figure 16 Timing of Diagnosis Signal in OFF-state

For open load diagnosis in off-state an external output pull-up resistor (R_{OL}) is necessary, because the integrated pull-down current $I_{L(PD)}$ causes secure suppression of the open load condition as long as no pull-up resistor is activated. For caluclation of

Data Sheet 22 V1.0, 2004-02-27



the pull-up resistor, the pull-down current $I_{\rm L(PD)}$ and the open load threshold voltage $V_{\rm OUT(OL)}$ has to be taken into account.

$$R_{\text{OL}} = \frac{V_{\text{bb(min)}} - V_{\text{OUT(OL,max)}}}{I_{\text{L(PD,max)}} + I_{\text{leakage}}}$$

 $I_{\rm leakage}$ defines the leakage current in the complete system e.g. caused by humidity. $V_{\rm bb(min)}$ is the minimum supply voltage at which the open load diagnosis in off-state must be ensured.

To reduce the stand-by current of the system, an open load resistor switch (S_{OL}) is recommended.

4.3.3 Sense Enable Function

The diagnosis signals can be switched off by a low signal at sense enable pin (SEN). See **Figure 17** for details on the timing between SEN pin and diagnosis signal $I_{\rm IS}$. Please note that the diagnosis is enabled, when no signal is provided at pin SEN.




Figure 17 Timing of Sense Enable Signal

The SEN pin circuit is designed equal to the input pin. Please refer to **Figure 5** for details. The resistors R_{lim} are recommended to limit the current through the sense pins IS1 to IS4 in case of reverse polarity and over-voltage.

The stand-by current of the BTS 5441G is minimized, when all input pins (IN1 and IN2 or IN3 and IN4) and the according sense enable pin (SENA or SENB) are on low level or left open and $V_{\rm OUT} < V_{\rm OUT(OL)}$. In case of open load in off-state ($V_{\rm OUT} > V_{\rm OUT(OL)}$) and $V_{\rm IN} = 0$ V), diagnosis tries to switch on automatically which causes an increase in supply current. To reduce the stand-by current to a minimum, the open load condition has to be suppressed by opening $S_{\rm OL}$.

Data Sheet 23 V1.0, 2004-02-27



4.3.4 Electrical Characteristics

 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm SEN}$ = 5 V (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
Open	Load at OFF state							
4.3.1	Open load detection threshold voltage	$V_{OUT(OL)}$	2.0	3.2	4.4	V		
4.3.2	Integrated output pull- down current	-I _{L(PD)}	200	300	400	μΑ	$V_{\text{OUT}} > V_{\text{OUT}(\text{OL})}$	
4.3.3	Sense signal in case of open load	$V_{IS(fault)}$	5.0	6.4	8	V	V_{IN} = 0 V V_{OUT} = V_{bb} I_{IS} = 1 mA	
4.3.4	Sense signal current limitation	$I_{IS(LIM)}$	4			mA	V_{IN} = 0 V V_{OUT} = V_{bb}	
4.3.5	Sense signal invalid after negative input slope	t _{d(fault)}			1.2	ms	$V_{\rm IN}$ = 5 V to 0 V $V_{\rm OUT}$ = $V_{\rm bb}$	
4.3.6	Fault signal settling time	t _{s(fault)}			200	μs	V_{IN} = 0 V V_{OUT} = 0 V to V_{OUT} > V_{OUT} V_{IS} = 1 mA	
Load	Current Sense							
4.3.7	Current sense ratio $I_{L} = 0.5 \text{ A}$ $I_{L} = 3.0 \text{ A}$ $I_{L} = 6.0 \text{ A}$ $I_{L} = 0.5 \text{ A}$ $I_{L} = 3.0 \text{ A}$	k _{ILIS}	4170 4300 4350 4450 4500	5420 4850 4850 5250 4950	6670 5400 5350 6050 5400		V_{IN} = 5 V T_{j} = -40 °C T_{j} = 150 °C	
	$I_{L}^{-} = 6.0 \text{ A}$		4550	4950	5350			
4.3.8	Current sense voltage limitation	$V_{IS(LIM)}$	5.0	6.3	7.5	V	$I_{\rm IS}$ = 0.5 mA $I_{\rm L}$ = 5 A	
4.3.9	Current sense leakage/offset current	$I_{IS(LH)}$			5	μΑ	$V_{\text{IN}} = 5 \text{ V}$ $I_{\text{L}} = 0 \text{ A}$	

Data Sheet 24 V1.0, 2004-02-27



 $V_{\rm bb}$ = 9 V to 16 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm SEN}$ = 5 V (unless otherwise specified) typical values: $V_{\rm bb}$ = 13.5 V, $T_{\rm j}$ = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions	
			min.	typ.	max.			
4.3.10	Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$			2	μΑ	$V_{\text{SEN}} = 0 \text{ V}$ $I_{\text{L}} = 5 \text{ A}$	
4.3.11	Current sense settling time to I _{IS} static ±10% after positive input slope	t _{SIS(ON)}			300	μs	$V_{IN} = 0 \text{ V to 5 V}$ $I_{L} = 5 \text{ A}^{1)}$	
4.3.12	Current sense settling time to I _{IS} static ±10% after change of load current	t _{SIS(LC)}			50	μs	$V_{IN} = 5 \text{ V}$ $I_{L} = 3 \text{ A to 5 A}^{1)}$	
Sense	Enable							
4.3.13	Input resistance	R _{SEN}	2.3	3.6	5.3	kΩ		
4.3.14	L-input level	$V_{SEN(L)}$	-0.3		1.0	V		
4.3.15	H-input level	$V_{SEN(H)}$	2.6		17	V		
4.3.16	L-input current	$I_{SEN(L)}$	3		75	μΑ	$V_{SEN} = 0.4\;V$	
4.3.17	H-input current	$I_{SEN(H)}$	10	38	75	μΑ	V_{SEN} = 5 V	
4.3.18	Current sense settling time	t _{SIS(SEN)}		3	10	μs	V_{SEN} = 0 V to 5 V V_{IN} = 0 V V_{OUT} = 0 V V_{OUT} = 0 V V_{OUT}	
4.3.19	Current sense deactivation time	t _{dIS(SEN)}			10	μs	$V_{\rm SEN}$ = 5 V to 0 V $I_{\rm IS}$ = 1 mA $R_{\rm IS}$ = 5 k Ω ¹⁾	


¹⁾ Not subject to production test, specified by design

Data Sheet 25 V1.0, 2004-02-27



Package Outlines BTS 5441G

5 Package Outlines BTS 5441G



You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Data Sheet 26 V1.0, 2004-02-27



Revision History

6 Revision History

Version	Date	Changes
V1.0	04-02-27	initial version of Data Sheet



Revision History



Edition 2004-02-27

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany
© Infineon Technologies AG 3/12/04. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

