

## High Efficiency 2A, 24V, 2MHz Synchronous Step-Down Converter

## **DESCRIPTION**

The MP2318 is a high frequency synchronous rectified step-down switch mode converter with built-in internal power MOSFETs. It offers a very compact solution to achieve 2A continuous output current over a wide input supply range with excellent load and line regulation.

Current mode operation provides fast transient response and eases loop stabilization.

Full protection features include OCP and thermal shut down.

The MP2318 requires a minimum number of readily available standard external components and is available in a space saving 8-pin TSOT23 package.

#### **FEATURES**

- Wide 4.5V to 24V Operating Input Range
- 2A Load Current
- 90mΩ/40mΩ Low Rds(on) Internal Power MOSFETs
- Low Quiescent Current
- High Efficiency Synchronous Mode Operation
- Fixed 2MHz Switching Frequency
- AAM Power Save Mode
- Internal Soft Start
- OCP Protection and Hiccup
- Thermal Shutdown
- Output Adjustable from 0.8V
- Available in an 8-pin TSOT-23 package


## **APPLICATIONS**

- Notebook Systems and I/O Power
- Digital Set Top Boxes
- Flat Panel Television and Monitors

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.


"MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

#### TYPICAL APPLICATION



## Efficiency vs. Output Current

$$\label{eq:Vout} \begin{split} &V_{OUT}\!\!=\!\!3.3\text{V, L=1}\mu\text{H, I}_{OUT}\!\!=\!\!0.01\text{A to 2A} \\ &R_{AAM}\!\!=\!\!40.2\text{k @ }V_{\text{IN}}\!\!=\!\!12\text{V to 24V,} \\ &R_{AAM}\!\!=\!\!80.6\text{K @ }V_{\text{IN}}\!\!=\!\!5\text{V} \end{split}$$






#### ORDERING INFORMATION

Part Number*	Package	Top Marking
MP2318GJ	TSOT23-8	AHG

<sup>\*</sup> For Tape & Reel, add suffix -Z (e.g. MP2318GJ-Z);

### PACKAGE REFERENCE



## 

Storage Temperature.....-65°C to 150°C

Recommended Operating Conditions (4)

Thermal Resistance (5)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$
TSOT23-8	100	55°C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- About the details of EN pin's ABS MAX rating, please refer to Page 10, EN control section.
- 3) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J$  (MAX), the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D$  (MAX) =  $(T_J (MAX)-T_A)/\theta_{JA}$ . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



## **ELECTRICAL CHARACTERISTICS**

 $V_{IN} = 12V$ ,  $T_A = 25$ °C, unless otherwise noted.


Parameter	Symbol	Condition	Min	Тур	Max	Units	
Supply Current (Shutdown)	I <sub>IN</sub>	$V_{EN} = 0V$			1	μΑ	
Supply Current (Quiescent)	Iq	V <sub>EN</sub> = 2V, V <sub>FB</sub> = 1V, AAM=0.5V		0.2		mA	
Supply Current (Quiescent)		V <sub>EN</sub> = 2V, V <sub>FB</sub> = 1V, AAM=5V		0.7			
HS Switch On Resistance	HS <sub>RDS-ON</sub>	V <sub>BST-SW</sub> =5V		90		mΩ	
LS Switch On Resistance	LS <sub>RDS-ON</sub>	V <sub>CC</sub> =5V		40		mΩ	
Switch Leakage	$SW_{LKG}$	$V_{EN} = 0V$ , $V_{SW} = 12V$			1	μA	
Current Limit	I <sub>LIMIT</sub>	Duty Cycle=40%	3.6	4.6		Α	
Oscillator Frequency	$f_{SW}$	V <sub>FB</sub> =750mV	1700	2000	2400	kHz	
Fold-back Frequency	$f_{FB}$	V <sub>FB</sub> <400mV		0.3		f <sub>SW</sub>	
Maximum Duty Cycle	$D_{MAX}$	V <sub>FB</sub> =700mV	78	83		%	
Minimum On Time (6)	T <sub>ON MIN</sub>			35		ns	
Feedback Voltage	$V_{FB}$	T <sub>A</sub> =25°C	786	798	810	mV	
Feedback Current	I <sub>FB</sub>	V <sub>FB</sub> =820mV		10	50	nA	
EN Rising Threshold	V <sub>EN RISING</sub>		1.2	1.4	1.6	V	
EN Hysteresis	V <sub>EN HYS</sub>		80	150	220	mV	
EN Input Current	I <sub>EN</sub>	V <sub>EN</sub> =2V		2		μA	
Liv input ourient	'EN	V <sub>EN</sub> =0		0		nA	
VIN Under Voltage Lockout Threshold-Rising	INUV <sub>Vth</sub>		3.7	3.9	4.1	V	
VIN Under Voltage Lockout Threshold-Hysteresis	INUV <sub>HYS</sub>			650		mV	
VCC Regulator	V <sub>CC</sub>			4.9		V	
VCC Load Regulation		I <sub>CC</sub> =5mA		1.5		%	
Soft-Start Period	T <sub>SS</sub>	V <sub>OUT</sub> from 10% to 90%	0.8	1.5	2.2	ms	
Thermal Shutdown <sup>(6)</sup>				150		°C	
Thermal Hysteresis <sup>(6)</sup>	_			20		°C	
AAM Source Current	I <sub>AAM</sub>		5.6	6.2	6.8	μΑ	

#### Notes:

6) Guaranteed by design



## TYPICAL CHARACTERISTICS



8

EFFICIENCY




## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 19V,  $V_{OUT}$  = 3.3V, L = 1uH,  $T_A$  = 25°C, unless otherwise noted.




 $V_{OUT}$ =1.2V, L=0.68 $\mu$ H, I $_{OUT}$ =0.01A to 2A R $_{AAM}$ =19.1k @  $V_{IN}$ =12V,




## Efficiency vs. Output Current

V<sub>OUT</sub>=1.8V, L=0.82µH, I<sub>OUT</sub>=0.01A to 2A R<sub>AAM</sub>=32.4k @ V<sub>IN</sub>=12V to 19V,




## Efficiency vs. Output Current

$$\begin{split} &V_{OUT} = 2.5V, L = 0.82 \mu H, I_{OUT} = 0.01 A \text{ to } 2A \\ &R_{AAM} = 28.7 k \ @\ V_{IN} = 12V \text{ to } 24V, \\ &R_{AAM} = 63.4 K \ @\ V_{IN} = 5V \end{split}$$




## Efficiency vs. Output Current

 $V_{OUT}$ =3.3V, L=1 $\mu$ H,  $I_{OUT}$ =0.01A to 2A  $R_{AAM}$ =40.2k @  $V_{IN}$ =12V to 24V,  $R_{AAM}$ =80.6K @  $V_{IN}$ =5V



## Efficiency vs. Output Current


 $V_{OUT}$ =5V, L=1.5 $\mu$ H, I<sub>OUT</sub>=0.01A to 2A R<sub>AAM</sub>=54.9k @ V<sub>IN</sub>=12V to 24V





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN} = 19V$ ,  $V_{OUT} = 3.3V$ , L = 1uH,  $T_A = 25$ °C, unless otherwise noted.



1ms/div.


400ms/div.


1ms/div.



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{IN}$  = 19V,  $V_{OUT}$  = 3.3V, L = 1uH,  $T_A$  = 25°C, unless otherwise noted.







## **PIN FUNCTIONS**

Package Pin #	Name	Description		
1	AAM	A resistor is connected from AAM pin to ground to set a AAM voltage force MP2318 into non-synchronous mode when load is small. Drive AAM pin high (=VCC) or float AAM pin will force MP2318 into CCM.		
2	IN	Supply Voltage. The MP2318 operates from a +4.5V to +24V input rail. C1 is needed to decouple the input rail. Use wide PCB trace to make the connection.		
3	SW	Switch Output. Use wide PCB trace to make the connection.		
4	GND	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout. Suggested to be connected to GND with copper and vias.		
5	BST	Bootstrap. A capacitor and a $20\Omega$ resistor connected between SW and BST pins are required to form a floating supply across the high-side switch driver.		
6	EN	EN=1 to enable the MP2318.		
7	VCC	Bias Supply. Decouple with $0.1\mu F$ - $0.22\mu F$ cap. And the capacitance should be no more than $0.22\mu F$		
8	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 400mV.		



## **FUNCTION BLOCK DIAGRAM**




Figure 1: Functional Block Diagram



## **OPERATION**

The MP2318 is a high frequency synchronous rectified step-down switch mode converter with built in internal power MOSFETs. It offers a very compact solution to achieve 2A continuous output current over a wide input supply range with excellent load and line regulation.

The MP2318 operates in a fixed frequency, peak current control mode to regulate the output voltage. A PWM cycle is initiated by the internal clock. The integrated high-side power MOSFET is turned on and remains on until its current reaches the value set by the COMP voltage. When the power switch is off, it remains off until the next clock cycle starts. If, in 83% of one PWM period, the current in the power MOSFET does not reach the COMP set current value, the power MOSFET will be forced to turn off.

#### **Internal Regulator**

Most of the internal circuitries are powered from the 5V internal regulator. This regulator takes the VIN input and operates in the full VIN range. When VIN is greater than 5.0V, the output of the regulator is in full regulation. When VIN is lower than 5.0V, the output decreases, a 0.1uF ceramic capacitor for decoupling purpose is required.

#### **Error Amplifier**

The error amplifier compares the FB pin voltage with the internal 0.8V reference (REF) and outputs a COMP voltage, which is used to control the power MOSFET current. The optimized internal compensation network minimizes the external component counts and simplifies the control loop design.

### **AAM Operation**

The MP2318 has AAM (Advanced Asynchronous Modulation) power-save mode for light load. Connect a resistor from AAM pin to GND to set AAM voltage. Under the heavy load condition, the  $V_{\text{COMP}}$  is higher than  $V_{\text{AAM}}$ . When the clock goes high, the high-side power MOSFET turns on and remains on until  $V_{\text{ILsense}}$  reaches the value set by the COMP voltage. The internal clock resets every time when  $V_{\text{COMP}}$  is higher than  $V_{\text{AAM}}$ .

Under the light load condition, the value of  $V_{COMP}$  is low. When  $V_{COMP}$  is less than  $V_{AAM}$  and  $V_{FB}$  is less than  $V_{REF}$ ,  $V_{COMP}$  ramps up until it exceeds  $V_{AAM}$ . During this time, the internal clock is blocked, thus the MP2318 skips some pulses for PFM (Pulse Frequency Modulation) mode and achieves the light load power save.




Figure 2: Simplified AAM Control Logic

#### **Enable control**

EN is a digital control pin that turns the regulator on and off. Drive EN high to turn on the regulator, drive it low to turn it off. There is an internal 1MEG resistor from EN to GND thus EN can be floated to shut down the chip. Also EN pin voltage was clamped to around 6.5V by an internal zener-diode. Please use large enough pull up resistor connecting between VIN and EN to limit the EN input current which should be less than 100uA. Generally, around 100k resistor should be large enough for all the applications.

For example, with 12V connected to Vin,  $R_{PULLUP} \ge (12V - 6.5V) \div 100\mu A = 55k\Omega$ .

Connecting the EN pin is directly to a voltage source without any pullup resistor requires limiting the amplitude of the voltage source to  $\leq 6V$  to prevent damage to the Zener diode.






Figure 3: 6.5V Zener Diode Connection

#### **Under-Voltage Lockout (UVLO)**

Under-voltage lockout (UVLO) is implemented to protect the chip from operating at insufficient supply voltage. The MP2318 UVLO comparator monitors the output voltage of the internal regulator, VCC. The UVLO rising threshold is about 3.9V while its falling threshold is consistent 3.25V.

#### **Internal Soft-Start**

The soft start is implemented to prevent the converter output voltage from overshooting during start up. When the chip starts, the internal circuitry generates a soft-start voltage (SS) ramping up from 0V. The soft-start period lasts until the voltage on the soft-start capacitor exceeds the reference voltage of 0.8V. At this point the reference voltage takes over. The soft-start time is internally set to be around 1.5ms.

#### **Over-Current-Protection and Hiccup**

The MP2318 has cycle-by-cycle over current limit when the inductor current peak value exceeds the set current limit threshold. Meanwhile, output voltage starts to drop until FB is below the Under-Voltage (UV) threshold, typically 50% below the reference. Once a UV is triggered, the MP2318 enters hiccup mode to periodically restart the part. This protection mode is especially useful when the output is dead-short to ground. The average short circuit current is greatly reduced to alleviate the thermal issue and to protect the regulator. The MP2318 exits the hiccup mode once the over current condition is removed.

#### Thermal Shutdown

Thermal shutdown is implemented to prevent the chip from operating at exceedingly high temperatures. When the silicon die temperature is higher than 150°C, it shuts down the whole chip. When the temperature is lower than its lower threshold, typically 130°C, the chip is enabled again.

## Floating Driver and Bootstrap Charging

The floating power MOSFET driver is powered by an external bootstrap capacitor. This floating driver has its own UVLO protection. This UVLO's rising threshold is 2.2V with a hysteresis of 150mV. The bootstrap capacitor voltage is regulated internally by VIN through D1, R5, C5, L1 and C2 (Figure 4). If (VIN-VSW) is more than 5V, U2 will regulate M3 to maintain a 5V BST voltage across C5.




Figure 4: Internal Bootstrap Charging Circuit Startup and Shutdown

If both  $V_{\text{IN}}$  and EN are higher than their appropriate thresholds, the chip starts. The reference block starts first, generating stable reference voltage and currents, and then the internal regulator is enabled. The regulator provides stable supply for the remaining circuitries.

Three events can shut down the chip: EN low, VIN low and thermal shutdown. In the shutdown procedure, the signaling path is first blocked to avoid any fault triggering. The COMP voltage and the internal supply rail are then pulled down. The floating driver is not subject to this shutdown command.



# APPLICATION INFORMATION COMPONENT SELECTION

### **Setting the Output Voltage**

The external resistor divider is used to set the output voltage (see Typical Application on page 1). The feedback resistor R1 also sets the feedback loop bandwidth with the internal compensation capacitor (see Typical Application on page 1). R2 is then given by:

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.798V} - 1}$$

The feedback network is as Figure 5 shows.




Figure 5: Feedback Network

Table 1 lists the recommended feedback resistors value for common output voltages.

Table 1—Resistor Selection for Common Output Voltages

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	Cf (pF)	L(µH)
1.05	80.6	255	12	0.68
1.2	80.6	160	12	0.68
1.8	40.2	31.6	12	0.82
2.5	40.2	18.7	12	0.82
3.3	20	6.34	22	1
5	20	3.74	22	1.5

#### Selecting the Inductor

A 0.47 $\mu$ H to 4.7 $\mu$ H inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor DC resistance should be less than 15m $\Omega$ . For most designs, the inductance value can be derived from the following equation.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_{1} \times f_{OSC}}$$

Where  $\Delta I_L$  is the inductor ripple current.

Choose inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current is:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_{L}}{2}$$


Under light load conditions below 100mA, larger inductance is recommended for improved efficiency.

### **Setting the AAM Voltage**

The AAM voltage is used to setting the transition point from AAM to PWM. It should be chosen to provide the best combination of efficiency, stability, ripple, and transient.

If the AAM voltage is set lower, then stability and ripple improves, but efficiency during AAM mode and transient degrades. Likewise, if the AAM voltage is set higher, then the efficiency during AAM and transient improves, but stability and ripple degrades. So the optimal balance point of AAM voltage for good efficiency, stability, ripple and transient should be found out.

Adjust the AAM threshold by connecting a resistor from AAM pin to ground. Take Figure 6 as reference. An internal 6.2µA current source charges the external resistor.



**Figure 6: AAM Network** 


Generally, R3 is then given by:

$$V_{AAM}=R3 \times 6.2uA$$

The optimized AAM can be got from Figure 7.







#### AAM Selection for Common Output Voltages




Figure 7: AAM Selection for Common Output Voltages

#### **Selecting the Input Capacitor**

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 22µF capacitor is sufficient.

Since the input capacitor (C1) absorbs the input switching current it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated by:

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

The worse case condition occurs at VIN = 2VOUT, where:

$$I_{C1} = \frac{I_{LOAD}}{2}$$

For simplification, choose the input capacitor whose RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum or ceramic. When using electrolytic or tantalum capacitors, a small, high quality ceramic capacitor, i.e.  $0.1\mu F$ , should be placed as close to the IC as possible. When using ceramic capacitors, make sure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at input. The input voltage ripple caused by capacitance can be estimated by:

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{S} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

## **Selecting the Output Capacitor**

The output capacitor (C2) is required to maintain the DC output voltage. Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low. The output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times \left(R_{\text{ESR}} + \frac{1}{8 \times f_{\text{S}} \times C2}\right)$$

Where  $L_1$  is the inductor value and RESR is the equivalent series resistance (ESR) value of the output capacitor.

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated by:

$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{8 \times f_{\text{S}}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)$$

In the case of tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching frequency. For simplification, the output ripple can be approximated to:



$$\Delta V_{\text{OUT}} = \frac{V_{\text{OUT}}}{f_{\text{S}} \times L_{\text{1}}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right) \times R_{\text{ESR}}$$

The characteristics of the output capacitor also affect the stability of the regulation system. The MP2318 can be optimized for a wide range of capacitance and ESR values.

#### **External Bootstrap Diode**

An external bootstrap diode may enhance the efficiency of the regulator, the applicable conditions of external BST diode are:

- V<sub>OUT</sub> is 5V or 3.3V; and
- Duty cycle is high:  $D = \frac{V_{OUT}}{V_{IN}} > 65\%$

In these cases, an external BST diode is recommended from the VCC pin to BST pin, as shown in Figure 8.




Figure 8: Add Optional External

#### **Bootstrap Diode to Enhance Efficiency**

The recommended external BST diode is IN4148, and the BST cap is  $0.1-1\mu F$ .

### PC Board Layout (6)


PCB layout is very important to achieve stable operation. Please follow these guidelines and take Figure 9 as reference.

- 1) Keep the connection of input ground and GND pin as short and wide as possible.
- 2) Keep the connection of input capacitor and IN pin as short and wide as possible.

- 3) Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- 4) Route SW away from sensitive analog areas such as FB.

#### Notes:

 The recommended layout is based on the Figure 10 Typical Application circuit on the page 16.






Figure 9: Sample Board Layout



## **Design Example**

Below is a design example following the application guidelines for the specifications:

**Table 2: Design Example** 

V <sub>IN</sub>	19V
$V_{OUT}$	3.3V
Ιο	2A

The detailed application schematics are shown in Figures 10 through 15. The typical performance and circuit waveforms have been shown in the Typical Performance Characteristics section. For more device applications, please refer to the related Evaluation Board Datasheets.



## TYPICAL APPLICATION CIRCUITS




Figure 10: Vin=19V, Vo=5V, Io=2A




Figure 11: Vin=19V, Vo=3.3V, Io=2A




Figure 12: Vin=19V, Vo=2.5V, Io=2A






Figure 13: Vin=12V, Vo=1.8V, Io=2A




Figure 14: Vin=12V, Vo=1.2V, Io=2A






Figure 15: Vin=12V, Vo=1.05V, Io=2A



## **PACKAGE INFORMATION**


#### **TSOT23-8**






**TOP VIEW** 


RECOMMENDED LAND PATTERN



FRONT VIEW



**SIDE VIEW** 



DETAIL "A"

#### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD
- FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE
- INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) JEDEC REFERENCE IS MO-193, VARIATION BA.
- 6) DRAWING IS NOT TO SCALE.
- 7) PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT, (SEE EXAMPLE TOP MARK)

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.