





JN Semiconductor®

To k are more about Old Semiconductor, please visit our website at www.onsemi.com

Please note. As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



August 2015

FSBB15CH60D

Motion SPM® 3 Series

Features

- UL Certified No. E209204 (UL1557)
- 600 V 15 A 3-Phase IGBT Inverter with Integral Gate Drivers and Protection
- · Low-Loss, Short-Circuit Rated IGBTs
- Very Low Thermal Resistance Using Al₂O₃ DBC Substrate
- Built-In Bootstrap Diodes and Dedicated Vs Pins Simplify PCB Layout
- Separate Open-Emitter Pins from Low-Side IGBTs for Three-Phase Current Sensing
- Single-Grounded Power Supply
- LVIC Temperature-Sensing Built-In for Monitoring
- Isolation Rating: 2500 V_{rms} / 1 r 1.

Applications

Motion Control
 Appuance / Industrial Motor

Related les jurces

• AN ? - Motion SPM® 3 Series Users Guide

FSBB15CH60D is an advanced Motion SPM® 3 module providing a fully-featured, high-performance inverter output stage for AC Induction, PLDC, and PMSM motors. These modules integral optimed gate drive of the built-in IGBTs to miniminate En and losses, while also providing multiple on-moule production eatures including under-voltage to providing under-voltage to providing under-voltage to providing the production of displaying a single supply voltage of a higher the incoming togic-level gate input to the incoming togic-level gate input to the incoming togic-level gate input to the providing reperty drive the modulo's internal IGBTs. The production is negative IGPT terminals are available for each place to the upportative widest variety of control algorithms.



Figure 1. Package Overview

General Description

Package Marking and Ordering Information

Device	Device Marking	Package	Packing Type	Quantity
FSBB15CH60D	FSBB15CH60D	SPMCC-027	Rail	10

Integrated Power Functions

• 600 V - 15 A IGBT inverter for three-phase DC / AC power conversion (Please refer to Figure 3)

Integrated Drive, Protection and System Control Functions

- For inverter high-side IGBTs: gate drive circuit, high-voltage isolated high-speed level shifting control circuit Under-Voltage Lock-Out Protection (UVLO) Note: Available bootstrap circuit example is given in Figures 5 and 14.
- For inverter low-side IGBTs: gate drive circuit, Short-Circuit Protection (SCP) control supply circuit Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UVLO (low-side supply) and SC faults
- Input interface: active-HIGH interface, works with 3.3 / 5 V logic, Schmitt-trigger input

Pin Configuration




Figure 2. Top View

Pin Descriptions

Pin Number	Pin Name	Pin Description
1	V _{CC(L)}	Low-Side Common Bias Voltage for IC and IGBTs Driving
2	COM	Common Supply Ground
3	IN _(UL)	Signal Input for Low-Side U-Phase
4	IN _(VL)	Signal Input for Low-Side V-Phase
5	IN _(WL)	Signal Input for Low-Side W-Phase
6	V _{FO}	Fault Output
7	V _{TS}	Output for LVIC Temperature Sensing Voltage Output
8	C _{SC}	Capacitor (Low-Pass Filter) for Short-Circuit Current Detection Input
9	IN _(UH)	Signal Input for High-Side U-Phase
10	V _{CC(H)}	High-Side Common Bias Voltage for IC and IGBTs Driving
11	V _{B(U)}	High-Side Bias Voltage for U-Phase IGBT Driving
12	V _{S(U)}	High-Side Bias Voltage Ground for U-Phase IGBT rivin
13	IN _(VH)	Signal Input for High-Side V-Phase
14	V _{CC(H)}	High-Side Common Bias Voltage for IC \ d I \ Ts Driv g
15	V _{B(V)}	High-Side Bias Voltage for V-Pha 'SBT iving
16	V _{S(V)}	High-Side Bias Voltage Groun for Phac 3T Drivin 1
17	IN _(WH)	Signal Input for High W-Ph 3
18	V _{CC(H)}	High-Side Com: In Bias Itage fc .C and .GB is Driving
19	V _{B(W)}	High-Side in the second in the
20	V _{S(W)}	High Side L S v. Ground for W. Phase IGBT Driving
21	N _U	egative C-L k Input for U-Phase
22	Ny	rgative >-Link Input for V-Phase
23	1 v	Ne DC-Lir k Input for W-Phase
24		Dutput for U-2base
25	V	Output for V-Phase
26		Output for V/-Phase
2.	P	Positive DC-Link Input
SDEVI	CE PLE	RESENT

Internal Equivalent Circuit and Input/Output Pins




Figure 3. Internal Block Diagram

Ν¢

- 1. In a row-sic scomposed of thre a GBTs, free wheeling diodes for each IGBT, and one control IC. It has gate drive and protection functions.
- 2. Invertible of the second of four inverter Du-link input terminals and three inverter output terminals.

Absolute Maximum Ratings (T_J = 25°C, Unless Otherwise Specified)

Inverter Part

Symbol	Parameter	Conditions	Rating	Unit
V _{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W	450	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P - N _U , N _V , N _W	500	V
V _{CES}	Collector - Emitter Voltage		600	V
± I _C	Each IGBT Collector Current	$T_C = 25^{\circ}C, T_J \le 150^{\circ}C \text{ (Note 4)}$	15	Α
± I _{CP}	Each IGBT Collector Current (Peak)	$T_C = 25^{\circ}C$, $T_J \le 150^{\circ}C$, Under 1 ms Pulse Width (Note 4)	30	Α
P _C	Collector Dissipation	T _C = 25°C per One Chip (Note 4)	58	W
T _J	Operating Junction Temperature		~ 150	°C

Control Part

Symbol	Parameter	Conditions	Unit
V _{CC}	Control Supply Voltage	Applied between V _{CC(H} , V _{CC(L)}	V
V _{BS}	High-Side Control Bias Voltage	Applied between V $_{1)}$ - $_{1)}$, $V_{B_{1}}$ - $V_{S(V)}$, 20	V
V _{IN}	Input Signal Voltage	Applied etw $IN_{(VH)}$, $IN_{(VH)}$	V
V_{FO}	Fault Output Supply Voltage	-i, ad betv. n V J - CO/vi 0.3 ~ V _{CC} +0.3	V
I _{FO}	Fault Output Current	Sink rent at V _{FO} pin	mA
V _{SC}	Current Sensing Input Voltage	pplied setween C _{CC} COM	V

Bootstrap Diode Part

Symbol	m er Conditions	Rating	Unit
V_{RRM}	Maximum R Detitive Reverse voltage	600	V
I _F	Fr and Curi + T _C = 25°C, T _J ≤ 150°C (Note 4)	0.5	Α
I _{FP}	F ent (Peak) $T_C = 25^{\circ}C$, $T_A \le 150^{\circ}C$, Under 1 ms Pulse	2.0	Α
	Width (Note 4)		
IJ	eraung Junction Temperature	-40 ~ 150	°C

Tota 3v≤ ₂m

Symool	Parameter	Conditions	Rating	Unit
V _{PN(PRCT)}	Self Protection Supply Voltage Limit (Short Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} = 150 ^{\circ}\text{C},$ Non-repetitive, < 2 μs	400	V
Τ _C	Module C 1811 Coeration Temperature	See Figure 2	-40 ~ 125	°C
T _{STG}	Storage Temperature		-40 ~ 125	°C
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 minute, Connection Pins to Heat Sink Plate	2500	V _{rms}

Thermal Resistance

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{th(j-c)Q}	Junction to Case Thermal Resistance	Inverter IGBT part (per 1 / 6 module)	-	-	2.15	°C / W
R _{th(j-c)F}	(Note 5)	Inverter FWD part (per 1 / 6 module)	-	-	2.85	°C/W

Note:

- 4. These values had been made an acquisition by the calculation considered to design factor.
- 5. For the measurement point of case temperature ($T_{\mathbb{C}}$), please refer to Figure 2.

Electrical Characteristics (T_J = 25°C, Unless Otherwise Specified)

Inverter Part

S	ymbol	Parameter	Cond	itions	Min.	Тур.	Max.	Unit
V	CE(SAT)	Collector - Emitter Saturation Voltage	$V_{CC} = V_{BS} = 15 \text{ V}$ $V_{IN} = 5 \text{ V}$	I _C = 15 A, T _J = 25°C	-	-	2.0	V
	V _F	FWDi Forward Voltage	V _{IN} = 0 V	I _F = 15 A, T _J = 25°C	-	-	2.2	V
HS	t _{ON}	Switching Times	$V_{PN} = 300 \text{ V}, V_{CC} = 15$	V, I _C = 15 A	-	1.0	-	μS
	t _{C(ON)}		$T_J = 25^{\circ}C$ $V_{IN} = 0 V \leftrightarrow 5 V$, Induc	tive Load	-	0.4	-	μS
	t _{OFF}		See Figure 5	Silve Load	-	0.4	-	μS
	t _{C(OFF)}		(Note 6)		-	0.1	-	μS
	t _{rr}				-		-	μS
LS	t _{ON}		V _{PN} = 300 V, V _{CC} = 15	V, I _C = 15 A	-	0.8	-	μS
	t _{C(ON)}		$T_J = 25^{\circ}C$ $V_{IN} = 0 V \leftrightarrow 5 V$, Induc	tive Load	-	3	- <	μS
	t _{OFF}		See Figure 5	MIVE LOUG		C		μS
	t _{C(OFF)}		(Note 6)			0.1	11-	μS
	t _{rr}					0.1	-	μS
	I _{CES}	Collector - Emitter Leakage Current	V _{CE} = V _{CES}	RIF	R		5	mA

Note

^{6.} toN and toFF include the propagation delay time of the internal drive IC. to office the detailed information, please see Figure 4.




Figure 4. Switching Time Definition





Figure 5. Example Circuit for Switching st



Switching Loss Characteristics




Figure 7. Temperature Profile of V_{TS} (Typical)

Bootstrap Diode Part

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _F	Forward Voltage	$I_F = 0.1 \text{ A}, T_J = 25^{\circ}\text{C}$	-	2.5	-	V
t _{rr}	Reverse Recovery Time	$I_F = 0.1 \text{ A, } dI_F / dt = 50 \text{ A } / \mu \text{s, } T_J = 25^{\circ}\text{C}$	-	80	-	ns

Control Part

Symbol	Parameter	Conditions	s	Min.	Тур.	Max.	Unit
Ідссн	Quiescent V _{CC} Supply Current	V _{CC(H)} = 15 V, IN _(UH,VH,WH) = 0 V	V _{CC(H)} - COM	-	-	0.60	mA
I _{QCCL}		$V_{CC(L)} = 15 \text{ V},$ $IN_{(UL,VL, WL)} = 0 \text{ V}$	V _{CC(L)} - COM	-	- (6.0	mA
I _{PCCH}	Operating V _{CC} Supply Current	$V_{\text{CC(H)}}$ = 15 V, f_{PWM} = 20 kHz, duty = 50%, applied to one PWM signal input for High- Side	V _{CC(H)} - COM			2.0	mA
I _{PCCL}		$V_{\text{CC(L)}}$ = 15V, f_{PWM} = 20 kHz, duty = 50%, applied to one PWM signal input for Low- Side	V _{CC(L)} - CO.		JE!	10.0	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH, VH, WH) = 0 V	V _{B(V)} , (V), (W) - V _{S(W)}	2/4	mi	0.50	mA
I _{PBS}	Operating V _{BS} Supply Current	V _{CC} = V _{BS} 15 V, f _{PWM} = 20 'dz, dut, 50%, app. C PWW signa'	$\begin{array}{c} V_{B(U)} & V_{S(V)} \\ V_{L'(V)} - V_{S(V)} \\ V_{L^2(V)} - V_{S(V)} \end{array}$	ons opl	NAT	2.0	mA
V _{FOH}	Fault Output Voltage	$V_{C_{i}}$ 1. $V_{SC} = 0 \text{ V, } V_{FO} \text{ Cir}$	rcuit: $4.7 \text{ k}\Omega$ to 5 V	+.5	-	-	V
V _{FOL}		= 15 V, V _{SC} = 1 V, V _{FO} Ci	rcuit: 4.7 kΩ to 5 V	-	-	0.5	V
V _{SC(ref)}	non Circu Trip / /el	V _{CC} = 15 V (Note 7)	C _{SC} - COM _(L)	0.45	0.50	0.55	V
UV _{CCD}	y rouit Under-	Detection Lev 31	•	9.8	-	13.3	V
Ji"	Voltage 'stection	Reset Level		10.3	ı	13.8	V
UV _{BSL}	1,5	Detection L∌v€!		10.0	-	12.0	V
V _{BSP}		Reset Lovel		10.5	-	12.5	V
t _h	Fault-Out Price Width	CK,		50	-	-	μS
V _{TS}	LVIC Temperature Sensing Voltage Ouput	V _{CC(L)} = 15 V, T _{LVIC} = 25°C (No See <i>Figur</i> e 7	ote 8)	540	640	740	mV
V _{IN(ON)}	ON Threshold Voltage	Applied between IN _(UH, VH, WH)	- COM,	-	-	2.6	V
V _{IN(OFF)}	OFF Thieshold Voltage	IN _(UL, VL, WL) - COM		0.8	-	-	V

Note:

 $[\]label{eq:continuous} \textbf{7. Short-circuit current protection is functioning only at the low-sides.}$

^{8.} T_{LVIC} is the temperature of LVIC itself. V_{TS} is only for sensing temperature of LVIC and can not shutdown IGBTs automatically.

Recommended Operating Conditions

Symbol	Parameter Conditions			Value		Unit
-		Conditions	Min.	Тур.	Max.	UNI
V _{PN}	Supply Voltage	Applied between P - N _U , N _V , N _W	-	300	400	V
V _{CC}	Control Supply Voltage	Applied between $V_{CC(UH,\ VH,\ WH)}$ - COM, $V_{CC(L)}$ - COM	14.0	15	16.5	V
V _{BS}	High-Side Bias Voltage	Applied between $V_{B(U)}$ - $V_{S(U)}$, $V_{B(V)}$ - $V_{S(V)}$, $V_{B(W)}$ - $V_{S(W)}$	13.0	15	18.5	V
dV _{CC} / dt, dV _{BS} / dt	Control Supply Variation		- 1	-	1	V / į
t _{dead}	Blanking Time for Preventing Arm - Short	For Each Input Signal	2.0		-	μ
f_{PWM}	PWM Input Signal	$-40^{\circ}C \le T_C \le 125^{\circ}C$, $-40^{\circ}C \le T_J \le 150^{\circ}C$		(-)	20	kH
V_{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W - COM (Including Surge Voltage)	-4		4	V
T _J	Junction Temperature		10		150	°(
	ingritiot mate responde il ilipat par	Whit On't	ons OR	emi	ION	
SOF	S CE S E	O RECONNE NOUR OUR OF RECONTACTOR INTERPORTED REPORTED REPORT AT INTERPORT AT INTER	ors ors	emi		

Mechanical Characteristics and Ratings

Parameter	Co	Min.	Тур.	Max.	Unit	
Mounting Torque	Mounting Screw: M3	Recommended 0.62 N•m	0.51	0.62	0.80	N•m
Device Flatness		See Figure 7	0	-	+150	μ m
Weight			-	15.00	-	g




Figure . The 's Meusurement Position



Figure 9. Mounting Screws Torque Order

Note:

- 10. Do not make over torque when mounting screws. Much mounting torque may cause DBC cracks, as well as bolts and Al heat-sink destruction.
- 11. Avoid one-sided tightening stress. Figure 9 shows the recommended torque order for mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre-screwing torque is set to 20 ~ 30% of maximum torque rating.

Time Charts of SPMs Protective Function




Figure 10. Under-Voltage Pro Jow-oide)

- a1 : Control supply voltage rises: After the voltage rises UV_{CCP} or tits or to operate when next input is a plied.
- a2: Normal operation: IGBT ON and carrying current.
- a3 : Under voltage detection (UV_{CCD}).
- a4: IGBT OFF in spite of control input condition.
- a5 : Fault output operation starts with a fixed start.
- a6 : Under voltage reset (UV_{CCR}).
- a7 : Normal operation: IGBT ON and coloring cull into by triggering next signal from LOW to FIGH.




Figure 11. Under-Voltage Protection (High-Side)

- b1 : Control supply voltage rises: After the voltage reaches UV_{BSR}, the circuits start to operate when next input is applied.
- b2: Normal operation: IGBT ON and carrying current.
- b3 : Under voltage detection (UV_{BSD}).
- b4: IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5 : Under voltage reset (UV_{BSR}).
- b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.




Figure 12. Short-Circuit Current is officed in (Low-Side Operation only)

(with the external sense resistance and RC filter connect.)

- c1 : Normal operation: IGBT ON and carrying curi
- c2 : Short circuit current detection (SC + ,ger).
- c3 : All low-side IGBT's gate are hard errupted
- c4 : All low-side IGBTs turn C ...
- c5 : Fault output operation s rts with fixed pulse width.
- c6: Input HIGH: If I ON star but ring the coarse period of fault output the iGBT doesn't turn ON.
- c7 : Fault out 'ut c ishes, but ICB1 doesn't turn on until triggering next signal from LOW to HIGH.
- c8: Normal op ation: IGP ON and carrying current.

Inp '/O' .put Interface Circuit




Figure 13. Recommended CPU I/O Interface Circuit

Note

^{12.} RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the Motion SPM 3 product integrates 5 kΩ (typ.) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.




Figure 14, Typical Application Circuit

N

- 13. i roid mall ation, the wiring of each input should be as short as possible. (less than 2 3 cm)
- 14. V_{FC} tout pen-drain typ ... This signal neighborhood he pulled u_F to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2 mA. Please refer to a 13.
- 15. Input signal is notive-t "IGH type. There is το kΩ relation inside the IC to pull-down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscial-tion. R₁C₁ time constant should be selected in the range 50 150 ns. (Recommended R₁ = 100 Ω, C₁ = 1 nF)
- 16. Each wirn g patiern inductance of A point should be minimized (Recommend less than 10nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 7. To prevent errors of the protection, full ction, the wiring of B, C, and D point should be as short as possible.
- 8. In the short-circuit protection on the real system because short-circuit protection time may vary wiring pattern layou, and value of the R_6C_6 time constant.
- 19. Each capacitor should be mounted as close to the pins of the Motion SPM® 3 product as possible.
- 20. To prevent surge destruction, the wiring between the smoothing capacitor C₇ and the P & GND pins should be as short as possible. The use of a high-frequency non-inductive capacitor of around 0.1 ~ 0.22 μF between the P & GND pins is recommended.
- 21. Relays are used at almost every systems of electrical equipments at industrial application. In these cases, there should be sufficient distance between the CPU and the relays.
- 22. The zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (Recommanded zener diode is 22 V / 1 W, which has the lower zener impedance characteristic than about 15 \,\Omega).
- 23. C₂ of around 7 times larger than bootstrap capacitor C₃ is recommended.
- 24. Please choose the electrolytic capacitor with good temperature characteristic in C_3 . Also, choose 0.1 ~ 0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C_4 .

Detailed Package Outline Drawings (FSBB15CH60D) (0.70) 2X LEAD PITCH (TOLERANCE: ±0.30) A: 1.778 B: 2.050 (2.31)(1.55)C: 2,531 13.335 (2.76) 2X 20,44 DETAIL A NOTES: UNLESS OTHERWISE SPECIFIED A) THIS PACKAGE, DOGS NOT COMPLY 4.00 DETAIL B TO ANY CU'RRENT PACKAGING STANDARD 11.6 B) ALL DIMENSIONS ARE IN MILLIMETERS C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS LAND PATTERN RECOMMENDATIONS D) () IS REFERENCE E) [] IS ASS'Y QUALITY F) DRAWING FILENAME: MOD27BAREV2.0 G) FAIRCHILD SEMICONDUCTOR

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or data on the drawing and contact a FairchildSemiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide therm and conditions, specifically the the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/dwg/MO/MOD27BA.pdf



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

 AccuPower™
 F-PFS™

 Awinda®
 FRFET®

 AX-CAP®*
 Global Power Resource SM

 BitSiC™
 GreenBridge™

 Build it Now™
 Green FPS™

 CorePLUS™
 Green FPS™ e-Series™

CorePOWER™ Gmax™

CROSSVOLT™ GTO™

CTL™ IntelliMAX™

Current Transfer Logic™ ISOPLANAR™

DEUXPEED® Making Small Speakers Sound Louder

Dual Cool™ and Better EcoSPARK® MegaBuck™ EfficientMax™ MICROCOUPLER™ **ESBC™** MicroFET¹¹ MicroPak™ MicroPak2™ Fairchild[®] MillerDrive™ Fairchild Semiconductor® Motion Max™ FACT Quiet Series™ $Motion Grid^{\tiny\textcircled{\tiny{1}}}$ FACT[®]

FACT Quiet Series™ MotionGrid
FACT® MTi®
FAST® MTx®
FastvCore™ MVx®
FETBench™ mWSaver®
FPS™ OptoHiT™

PowerTrench[®]
PowerXS™
Programmable Active Droop™

QFET[®]
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™
S

SYSTEM SERVERAL ST

TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™

TriFa Detect™ TRUE\ RRENT® SerD M

UHC®

UHC®

U"(ra FRT™

U"(IFFT™

'CX™

VisualMax™

VoltogePlus™

'S™

Ys™ Ysens™ 仙童™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE STATE OF THE SESSION OF SEMICONDUCTOR RESERVES THE SEMICONDUCTOR RESERVES THE SEMICONDUCT OF THE SEMICONDUCT OF THE PRODUCT OF THE PRO

LIFE SUPPORT POL

FAIRCHILD'S PRO CTS APE NO PRIZED FOR USE AS CENTICAL COMPONEL IS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WE'TTE OF FAIRCHILD'S CORPORATION.

As used herein

- Inpo evic ystems are devices or systems which, (a) are intend for roical implant into the body of (b) support of system life, an (c) nose failure to perform when properly used in coordal e with instructions for use plotted in the tabiling, can be so my expected o result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFELING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Cales Support.

Counterfeiting of semiconductor paris is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvert antity is processed counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 171

^{*} Trademarks of System General Corporation, used under licen. by Fairc. Semiconductor



ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns me rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative