

July 1999 Revised November 2000

74LVT244 • 74LVTH244 Low Voltage Octal Buffer/Line Driver with 3-STATE Outputs

General Description

The LVT244 and LVTH244 are octal buffers and line drivers designed to be employed as memory address drivers, clock drivers and bus oriented transmitters or receivers which provide improved PC board density.

The LVTH244 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

These octal buffers and line drivers are designed for low-voltage (3.3V) V_{CC} applications, but with the capability to provide a TTL interface to a 5V environment. The LVT244 and LVTH244 are fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

Features

- \blacksquare Input and output interface capability to systems at 5V V_{CC}
- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs (74LVTH244), also available without bushold feature (74LVT244)
- Live insertion/extraction permitted
- Power Up/Down high impedance provides glitch-free bus loading
- Outputs source/sink -32 mA/+64 mA
- Functionally compatible with the 74 series 244
- Latch-up performance exceeds 500 mA
- ESD performance:


Human-body model > 2000V Machine model > 200V Charged-device model > 1000V

Ordering Code:


Order Number	Package Number	Package Description
74LVT244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LVT244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVT244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVT244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74LVTH244WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74LVTH244SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVTH244MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LVTH244MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output
	Enable Inputs
I ₀ -I ₇	Inputs
O ₀ -O ₇	Output

Truth Tables

Inp	uts	Outputs
OE ₁	I _n	(Pins 12, 14, 16, 18)
L	L	L
L	Н	Н
Н	X	Z

Inp	uts	Outputs
OE ₂	I _n	(Pins 3, 5, 7, 9)
L	L	L
L	Н	Н
Н	Х	Z

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial
 Z = High Impedance

Absolute Maximum Ratings(Note 1)

Symbol	Parameter	Value	Conditions	Units
V _{CC}	Supply Voltage	-0.5 to +4.6		V
VI	DC Input Voltage	-0.5 to +7.0		V
Vo	DC Output Voltage	-0.5 to +7.0	Output in 3-STATE	V
		-0.5 to +7.0	Output in HIGH or LOW State (Note 2)	V
I _{IK}	DC Input Diode Current	-50	V _I < GND	mA
I _{OK}	DC Output Diode Current	-50	V _O < GND	mA
Io	DC Output Current	64	V _O > V _{CC} Output at HIGH State	mA
		128	V _O > V _{CC} Output at LOW State	IIIA
I _{CC}	DC Supply Current per Supply Pin	±64		mA
I _{GND}	DC Ground Current per Ground Pin	±128		mA
T _{STG}	Storage Temperature	-65 to +150		°C

Recommended Operating Conditions

Symbol	bol Parameter		Max	Units
V _{CC}	Supply Voltage	2.7	3.6	V
VI	Input Voltage	0	5.5	V
I _{OH}	HIGH-Level Output Current		-32	mA
I _{OL}	LOW-Level Output Current		64	IIIA
T _A	Free-Air Operating Temperature	-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V _{IN} = 0.8V–2.0V, V _{CC} = 3.0V	0	10	ns/V

Note 1: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied.

Note 2: I_O Absolute Maximum Rating must be observed.

DC Electrical Characteristics

				$T_A = -40^{\circ}C$ to $+85^{\circ}C$				
Symbol	Parame	eter	V _{CC} (V)	Min	Typ (Note 3)	Max	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		2.7			-1.2	V	I _I = -18 mA
V _{IH}	Input HIGH Voltage		2.7-3.6	2.0			V	V _O ≤ 0.1V or
V _{IL}	Input LOW Voltage		2.7-3.6			0.8	ľ	$V_O \ge V_{CC} - 0.1V$
V _{OH}	Output HIGH Voltage		2.7-3.6	V _{CC} -0.2			V	I _{OH} = -100 μA
			2.7	2.4			V	I _{OH} = -8 mA
			3.0	2.0			V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		2.7			0.2	V	I _{OL} = 100 μA
			2.7			0.5	V	I _{OL} = 24 mA
			3.0			0.4	V	I _{OL} = 16 mA
			3.0			0.5	V	I _{OL} = 32 mA
			3.0			0.55	V	I _{OL} = 64 mA
I _{I(HOLD)}	Bushold Input Minimum	Drive	3.0	75			μΑ	V _I = 0.8V
(Note 4)				-75			μА	V _I = 2.0V
I _{I(OD)}	Bushold Input Over-Driv	е	3.0	500			μА	(Note 5)
(Note 4)	Current to Change State)		-500			μΑ	(Note 6)
l _l	Input Current		3.6			10	μΑ	V _I = 5.5V
		Control Pins	3.6			±1	μΑ	$V_I = 0V \text{ or } V_{CC}$
		Data Pins	3.6			-5	μΑ	$V_I = 0V$
		Data i ilis	3.0			1	μΑ	$V_I = V_{CC}$
I _{OFF}	Power Off Leakage Curr		0			±100	μΑ	$0V \le V_I \text{ or } V_O \le 5.5V$
I _{PU/PD}	Power up/down 3-STATI		0-1.5V			±100	цΑ	V _O = 0.5V to 3.0V
	Output Current		0 1.00			1100	μιτ	$V_I = GND \text{ or } V_{CC}$
l _{OZL}	3-STATE Output Leakag		3.6			-5	μΑ	$V_O = 0.5V$
I _{OZH}	3-STATE Output Leakag		3.6			5	μΑ	$V_O = 3.0V$
I _{OZH} +	3-STATE Output Leakag	e Current	3.6			10	μΑ	$V_{CC} < V_O \le 5.5V$
I _{CCH}	Power Supply Current		3.6			0.19	mA	Outputs HIGH
I _{CCL}	Power Supply Current		3.6			5	mA	Outputs LOW
I _{CCZ}	Power Supply Current		3.6			0.19	mA	Outputs Disabled
I _{CCZ} +	Power Supply Current		3.6	_		0.19	mA	$V_{CC} \le V_O \le 5.5V$, Outputs Disabled
ΔI_{CC}	Increase in Power Supp (Note 7)	ly Current	3.6			0.2	mA	One Input at V _{CC} – 0.6V Other Inputs at V _{CC} or GND

Note 3: All typical values are at $V_{CC} = 3.3V$, $T_A = 25^{\circ}C$.

Dynamic Switching Characteristics (Note 8)

Symbol	Parameter	V _{CC}	T _A = 25°C			Units	Conditions	
Syllibol	Farameter	(V)	Min	Тур	Max	Units	$\textbf{C}_{\textbf{L}} = \textbf{50}~\text{pF,}~\textbf{R}_{\textbf{L}} = \textbf{500}\Omega$	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3		0.8		V	(Note 9)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3		-0.8		V	(Note 9)	

Note 8: Characterized in SOIC package. Guaranteed parameter, but not tested.

 $\textbf{Note 9:} \ \text{Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.}$

Note 4: Applies to bushold versions only (74LVTH244).

Note 5: An external driver must source at least the specified current to switch from LOW-to-HIGH.

Note 6: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 7: This is the increase in supply current for each input that is at the specified voltage level rather than V_{CC} or GND.

AC Electrical Characteristics

	Parameter		$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}, R_L = 500\Omega$					
Symbol		V	$V_{CC} = 3.3V \pm 0.3V$				Units	
		Min	Typ (Note 10)	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	1.1		3.8	1.1	4.0		
t _{PHL}		1.3		3.9	1.3	4.2	ns	
t _{PZH}	Output Enable Time	1.1		4.5	1.1	5.3		
t_{PZL}		1.4		4.4	1.4	5.0	ns	
t _{PHZ}	Output Disable Time	1.9		4.9	1.9	5.1	ns	
t_{PLZ}		1.8		4.4	1.8	4.4	115	
toshl	Output to Output Skew			1.0		1.0	ns	
t _{OSLH}	(Note 11)			1.0			115	


Note 10: All typical values are at $V_{CC}=3.3V,\, T_A=25^{\circ}C.$


Note 11: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


Capacitance (Note 12)

Symbol Parameter		Conditions	Typical	Units
C _{IN}	Input Capacitance	$V_{CC} = 0V$, $V_I = 0V$ or V_{CC}	3	pF
C _{OUT}	Output Capacitance	$V_{CC} = 3.0V$, $V_O = 0V$ or V_{CC}	6	pF


Note 12: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.







20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20



20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com