

## 74VHC161284 IEEE 161284 Transceiver

### General Description

The VHC161284 contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE P1284 compliant interface. The device supports the IEEE 1284 standard and is intended to be used in Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive ( $\pm 14$  mA). The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the  $V_{CC}$  supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs. The DIR input controls data flow on the  $A_1$ – $A_8$ / $B_1$ – $B_8$  transceiver pins.

### Features


- Supports IEEE P1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals
- Replaces the function of two (2) 74ACT1284 devices
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the Peripheral and Host

### Ordering Code:

Ordering Number	Package Number	Package Description
74VHC161284MEA	MS48A	48-Lead Molded JEDEC, SSOP
74VHC161284MTD	MTD48	48-Lead Molded JEDEC, TSSOP


Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### Logic Symbol



### Connection Diagram

Pin Assignment for SSOP/TSSOP



## Connection Diagram (Continued)

### Pin Descriptions

Pin Names	Description
HD	High Drive Enable Input (Active High)
DIR	Direction Control Input
A <sub>1</sub> –A <sub>8</sub>	Inputs or Outputs
B <sub>1</sub> –B <sub>8</sub>	Inputs or Outputs
A <sub>9</sub> –A <sub>13</sub>	Inputs
Y <sub>9</sub> –Y <sub>13</sub>	Outputs
A <sub>14</sub> –A <sub>17</sub>	Outputs
C <sub>14</sub> –C <sub>17</sub>	Inputs
PLH <sub>IN</sub>	Peripheral Logic High Input
PLH	Peripheral Logic High Output
HLH <sub>IN</sub>	Host Logic High Input
HLH	Host Logic High Output


## Truth Table

Inputs		Outputs
DIR	HD	
L	L	B <sub>1</sub> –B <sub>8</sub> Data to A <sub>1</sub> –A <sub>8</sub> , and A <sub>9</sub> –A <sub>13</sub> Data to Y <sub>9</sub> –Y <sub>13</sub> * C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub> PLH Open Drain Mode
L	H	B <sub>1</sub> –B <sub>8</sub> Data to A <sub>1</sub> –A <sub>8</sub> , and A <sub>9</sub> –A <sub>13</sub> Data to Y <sub>9</sub> –Y <sub>13</sub> C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>
H	L	A <sub>1</sub> –A <sub>8</sub> Data to B <sub>1</sub> –B <sub>8</sub> ** A <sub>9</sub> –A <sub>13</sub> Data to Y <sub>9</sub> –Y <sub>13</sub> * C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub> PLH Open Drain Mode
H	H	A <sub>1</sub> –A <sub>8</sub> Data to B <sub>1</sub> –B <sub>8</sub> A <sub>9</sub> –A <sub>13</sub> Data to Y <sub>9</sub> –Y <sub>13</sub> C <sub>14</sub> –C <sub>17</sub> Data to A <sub>14</sub> –A <sub>17</sub>

\*Y<sub>9</sub>–Y<sub>13</sub> Open Drain Outputs

\*\*B<sub>1</sub>–B<sub>8</sub> Open Drain Outputs

## Logic Diagram



DS012187-3

## Absolute Maximum Ratings (Note 1)

Supply Voltage	
$V_{CC}$	-0.5V to + 7.0V
Input Voltage ( $V_I$ ) — (Note 2)	
$A_1$ – $A_{13}$ , PLH <sub>IN</sub> , DIR, HD	-0.5V to $V_{CC}$ + 0.5V
$B_1$ – $B_8$ , $C_{14}$ – $C_{17}$ , HLH <sub>IN</sub>	-0.5V to + 5.5V (DC)
$B_1$ – $B_8$ , $C_{14}$ – $C_{17}$ , HLH <sub>IN</sub>	-2.0V to + 7.0V * *40 ns Transient
Output Voltage ( $V_O$ )	
$A_1$ – $A_8$ , $A_{14}$ – $A_{17}$ , HLH	-0.5V to $V_{CC}$ + 0.5V
$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$ , PLH	-0.5V to + 5.5V (DC)
$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$ , PLH	-2.0V to + 7.0V* *40 ns Transient
DC Output Current ( $I_O$ )	
$A_1$ – $A_8$ , HLH	±25 mA
$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$	±50 mA
PLH (Output LOW)	84 mA
PLH (Output HIGH)	-50 mA
Input Diode Current ( $I_{IK}$ ) — (Note 2)	
DIR, HD, $A_9$ – $A_{13}$ , PLH, HLH, $C_{14}$ – $C_{17}$	-20 mA

## Output Diode Current ( $I_{OK}$ )

$A_1$ – $A_8$ , $A_{14}$ – $A_{17}$ , HLH	±50 mA
$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$ , PLH	-50 mA
DC Continuous $V_{CC}$ or Ground Current	±200 mA
Storage Temperature	-65°C to +150°C
ESD (HBM) Last Passing Voltage	2000V

## Recommended Operating Conditions

Supply Voltage	
$V_{CC}$	4.5V to 5.5V
DC Input Voltage ( $V_I$ )	0V to $V_{CC}$
Open Drain Voltage ( $V_O$ )	0V to 5.5V
Operating Temperature ( $T_A$ )	-40°C to +85°C

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Fairchild does not recommend operation outside the databook specifications.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

## DC Electrical Characteristics

Symbol	Parameter		$V_{CC}$ (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$	Units	Conditions
				Guaranteed Limits		
$V_{IK}$	Input Clamp Diode Voltage		3.0	-1.2	V	$I_I = -18\text{ mA}$
$V_{IH}$	Minimum High Level Input Voltage	$A_n$ , PLH <sub>IN</sub> , DIR, HD	4.5–5.5	0.7 $V_{CC}$	V	
		$B_n$	4.5–5.5	2.0		
		$C_n$	4.5–5.5	2.3		
		HLH <sub>IN</sub>	4.5–5.5	2.6		
$V_{IL}$	Maximum High Level Input Voltage	$A_n$ , PLH <sub>IN</sub> , DIR, HD	4.5–5.5	0.3 $V_{CC}$	V	
		$B_n$	4.5–5.5	0.8		
		$C_n$	4.5–5.5	0.8		
		HLH <sub>IN</sub>	4.5–5.5	1.6		
$\Delta VT$	Minimum Input Hysteresis	$A_n$ , PLH <sub>IN</sub> , HLH <sub>IN</sub> , DIR, HD	4.5–5.5	0.4	V	$V_T^+ - V_T^-$
		$B_n$	4.5–5.5	0.4		$V_T^+ - V_T^-$
		$C_n$	4.5–5.5	0.8		$V_T^+ - V_T^-$
$V_{OH}$	Minimum High Level Output Voltage	$A_n$ , HLH	4.5	4.4	V	$I_{OH} = -50\text{ }\mu\text{A}$
			4.5	3.8		$I_{OH} = -8\text{ mA}$
		$B_n$ , $Y_n$	4.5	3.73		$I_{OH} = -14\text{ mA}$
		PLH	4.5	4.45		$I_{OH} = -500\text{ }\mu\text{A}$
$V_{OL}$	Maximum Low Level Output Voltage	$A_n$ , HLH	4.5	0.1	V	$I_{OL} = 50\text{ }\mu\text{A}$
			4.5	0.44		$I_{OH} = 8\text{ mA}$
		$B_n$ , $Y_n$	4.5	0.77		$I_{OH} = 14\text{ mA}$
		PLH	4.5	0.7		$I_{OL} = 84\text{ mA}$
RD	Maximum Output Impedance	$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$	5.0	55	$\Omega$	(Notes 3, 4, 6)
	Minimum Output Impedance	$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$	5.0	35	$\Omega$	(Notes 3, 4, 6)
RP	Maximum Pull-Up Resistance	$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$ , $C_{14}$ – $C_{17}$	5.0	1650	$\Omega$	(Note 4)
	Minimum Pull-Up Resistance	$B_1$ – $B_8$ , $Y_9$ – $Y_{13}$ , $C_{14}$ – $C_{17}$	5.0	1150	$\Omega$	(Note 4)

## DC Electrical Characteristics (Continued)

Symbol	Parameter		V <sub>CC</sub> (V)	T <sub>A</sub> = -40°C to +85°C	Units	Conditions
				Guaranteed Limits		
I <sub>IH</sub>	Maximum Input Current in High State	A <sub>9</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	1.0	μA	V <sub>I</sub> = 5.5V
		C <sub>14</sub> –C <sub>17</sub>	5.5	100		V <sub>I</sub> = 5.5V
I <sub>IL</sub>	Maximum Input Current in Low State	A <sub>9</sub> –A <sub>13</sub> , PLH <sub>IN</sub> , HD, DIR, HLH <sub>IN</sub>	5.5	–1.0	μA	V <sub>I</sub> = 0.0V
		C <sub>14</sub> –C <sub>17</sub>	5.5	–5.0	mA	V <sub>I</sub> = 0.0V
I <sub>OZH</sub>	Maximum Output Disable Current (High)	A <sub>1</sub> – A <sub>8</sub>	5.5	20	μA	V <sub>O</sub> = 5.5V
		B <sub>1</sub> –B <sub>8</sub>	5.5	100		V <sub>O</sub> = 5.5V
I <sub>OZL</sub>	Maximum Output Disable Current (Low)	A <sub>1</sub> – A <sub>8</sub>	5.5	–20	μA	V <sub>O</sub> = 0.0V
		B <sub>1</sub> –B <sub>8</sub>	5.5	–5.0	mA	
I <sub>OFF</sub>	Power Down Output Leakage	B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> , PLH	0.0	100	μA	V <sub>O</sub> = 5.5V
I <sub>OFF</sub>	Power Down Input Leakage	C <sub>14</sub> –C <sub>17</sub> , HLH <sub>IN</sub>	0.0	100	μA	V <sub>I</sub> = 5.5V
I <sub>OFF</sub> — I <sub>CC</sub>	Power Down Leakage to V <sub>CC</sub>		0.0	250	μA	(Note 5)
I <sub>CC</sub>	Maximum Supply Current		5.5	70	mA	V <sub>I</sub> = V <sub>CC</sub> or GND

**Note 3:** Output impedance is measured with the output active low and active high (HD = high).

**Note 4:** Resistance is calculated using the following formula:

$$\text{Resistance} = \frac{1\text{V}}{(\text{Current at 2V on pin}) - (\text{Current at 1V on pin})}$$

DS012187-20

**Note 5:** Power-down leakage to V<sub>CC</sub> is tested by simultaneously forcing all pins on the cable-side (B<sub>1</sub>–B<sub>8</sub>, Y<sub>9</sub>–Y<sub>13</sub>, PLH, C<sub>14</sub>–C<sub>17</sub> and HLH<sub>IN</sub> to 5.5V and measuring the resulting I<sub>CC</sub>.

**Note 6:** This parameter is guaranteed but not tested, characterized only.

## AC Electrical Characteristics

Symbol	Parameter	T <sub>A</sub> = -40°C to +85°C V <sub>CC</sub> = 4.5V–5.5V		Units	Fig. No.
		Min	Max		
t <sub>PHL</sub>	A <sub>1</sub> –A <sub>8</sub> to B <sub>1</sub> –B <sub>8</sub>	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>1</sub> –A <sub>8</sub> to B <sub>1</sub> –B <sub>8</sub>	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	B <sub>1</sub> –B <sub>8</sub> to A <sub>1</sub> –A <sub>8</sub>	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	B <sub>1</sub> –B <sub>8</sub> to A <sub>1</sub> –A <sub>8</sub>	2.0	30.0	ns	Figure 3
t <sub>PHL</sub>	A <sub>9</sub> –A <sub>13</sub> to Y <sub>9</sub> –Y <sub>13</sub>	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	A <sub>9</sub> –A <sub>13</sub> to Y <sub>9</sub> –Y <sub>13</sub>	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	C <sub>14</sub> –C <sub>17</sub> to A <sub>14</sub> –A <sub>17</sub>	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	C <sub>14</sub> –C <sub>17</sub> to A <sub>14</sub> –A <sub>17</sub>	2.0	30.0	ns	Figure 3
t <sub>SKEW</sub>	LH–LH or HL–HL		6.0	ns	(Note 8)
t <sub>PHL</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 1
t <sub>PLH</sub>	PLH <sub>IN</sub> to PLH	2.0	30.0	ns	Figure 2
t <sub>PHL</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
t <sub>PLH</sub>	HLH <sub>IN</sub> to HLH	2.0	30.0	ns	Figure 3
t <sub>PHZ</sub>	Output Disable Time	2.0	18.0	ns	Figure 7
t <sub>PLZ</sub>	DIR to A <sub>1</sub> –A <sub>8</sub>	2.0	18.0		
t <sub>PZH</sub>	Output Enable Time	2.0	25.0	ns	Figure 8
t <sub>PZL</sub>	DIR to A <sub>1</sub> –A <sub>8</sub>	2.0	25.0		
t <sub>PHZ</sub>	Output Disable Time	2.0	25.0	ns	Figure 9
t <sub>PLZ</sub>	DIR to B <sub>1</sub> –B <sub>8</sub>	2.0	25.0		
t <sub>pEN</sub>	Output Enable Time HD to B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	2.0	28.0	ns	Figure 2
t <sub>pDis</sub>	Output Disable Time HD to B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	2.0	28.0	ns	Figure 2
t <sub>pEn</sub> –t <sub>pDis</sub>	Output Enable–Output Disable		20.0	ns	
t <sub>SLEW</sub>	Output Slew Rate			V/ns	Figure 5 Figure 4
t <sub>PLH</sub>	B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub>	0.05	0.40		
t <sub>PHL</sub>		0.05	0.40		
t <sub>r</sub> , t <sub>f</sub>	t <sub>RISE</sub> and t <sub>FALL</sub> B <sub>1</sub> –B <sub>8</sub> , Y <sub>9</sub> –Y <sub>13</sub> (Note 7)		120 120	ns	Figure 6 (Note 9)

**Note 7:** Open Drain

**Note 8:** t<sub>SKEW</sub> is measured for common edge output transitions and compares the measured propagation delay for a given path type.

(i) A<sub>1</sub>–A<sub>8</sub> to B<sub>1</sub>–B<sub>8</sub>, A<sub>9</sub>–Y<sub>13</sub> to Y<sub>9</sub>–Y<sub>13</sub>

(ii) B<sub>1</sub>–B<sub>8</sub> to A<sub>1</sub>–A<sub>8</sub>

(iii) C<sub>14</sub>–C<sub>17</sub> to A<sub>14</sub>–A<sub>17</sub>

**Note 9:** This parameter is guaranteed but not tested, characterized only.



**Note 10:** Pulse Generator for all pulses: Rate ≤ 1.0 MHz; Z<sub>O</sub> ≤ 50Ω; t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.

## Capacitance





Symbol	Parameter	Typ	Units	Conditions
C <sub>IN</sub>	Input Capacitance	5	pF	V <sub>CC</sub> = 0.0V (HD, DIR, A <sub>9</sub> — A <sub>13</sub> , C <sub>14</sub> — C <sub>17</sub> , PLH <sub>IN</sub> and HLH <sub>IN</sub> )
C <sub>I/O</sub> (Note 11)	I/O Pin Capacitance	12	pF	V <sub>CC</sub> = 3.3V

**Note 11:** C<sub>I/O</sub> is measured at frequency = 1 MHz per MIL-STD-883B, Method 3012



## AC Loading and Waveforms



**FIGURE 1.  $t_{PHL}$  Test Load and Waveforms**  
 **$A_1-A_8$  to  $B_1-B_8$**   
 **$A_9-A_{13}$  to  $Y_9-Y_{13}$**   
 **$PLH_{IN}$  to  $PLH$**




**FIGURE 2.  $t_{PLH}$ ,  $t_{PEn}$ ,  $t_{PDis}$  Test Load and Waveforms**  
 **$A_1-A_8$  to  $B_1-B_8$ ,  $A_9-A_{13}$  to  $Y_9-Y_{13}$**   
 **$PLH_{IN}$  to  $PLH$ ,  $HD$  to  $B_1-B_8$ ,  $Y_9-Y_{13}$ ,  $PLH$**




**FIGURE 3.  $t_{PHL}$ ,  $t_{PLH}$  Test Load and Waveforms**  
 **$B_1-B_8$  to  $A_1-A_8$ ,  $C_{14}-C_{17}$  to  $A_{14}-A_{17}$ ,  $HLH_{IN}$  to  $HLH$**

## AC Loading and Waveforms (Continued)




DS012187-12

**FIGURE 4.  $t_{SLEW}$  HL Test Load and Waveforms**  
 $A_1$ – $A_8$  to  $B_1$ – $B_8$   
 $A_9$ – $A_{13}$  to  $Y_9$ – $Y_{13}$



DS012187-13

**FIGURE 5.  $t_{SLEW}$  LH Test Load and Waveforms**  
 $A_1$ – $A_8$  to  $B_1$ – $B_8$   
 $A_9$ – $A_{13}$  to  $Y_9$ – $Y_{13}$



DS012187-15

$t_r$  = Output Rise Time, Open Drain  
 $t_f$  = Output Fall Time, Open Drain

**FIGURE 6.  $t_{RISE}$  and  $t_{FALL}$  Test Load and Waveforms for Open Drain Outputs**  
 $A_1$ – $A_8$  to  $B_1$ – $B_8$ ,  $A_9$ – $A_{13}$  to  $Y_9$ – $Y_{13}$

## AC Loading and Waveforms (Continued)




FIGURE 7.  $t_{PHZ}$  and  $t_{PLZ}$  Test Load and Waveforms, DIR to  $A_1 - A_8$




FIGURE 8.  $t_{PZH}$  and  $t_{PZL}$  Test Load and Waveforms, DIR to  $A_1 - A_8$



## AC Loading and Waveforms (Continued)





FIGURE 9.  $t_{PHZ}$  and  $t_{PLZ}$  Test Load and Waveforms, DIR to  $B_1$ – $B_8$





**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)

**48-Lead Molded Thin Shrink Small Outline Package, JEDEC, 6.1mm Body Width**  
**Order Number 74VHC161284MTD or 74VHC161284MTDX**  
**Package Number MTD48**

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**Fairchild Semiconductor Corporation Americas**  
 Customer Response Center  
 Tel: 1-888-522-5372

[www.fairchildsemi.com](http://www.fairchildsemi.com)

**Fairchild Semiconductor Europe**  
 Fax: +49 (0) 1 80-530 85 86  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
 Deutsch Tel: +49 (0) 8 141-35-0  
 English Tel: +44 (0) 1 793-85-68-56  
 Italy Tel: +39 (0) 2 57 5631

**Fairchild Semiconductor Hong Kong Ltd.**  
 13th Floor, Straight Block,  
 Ocean Centre, 5 Canton Rd.  
 Tsimshatsui, Kowloon  
 Hong Kong  
 Tel: +852 2737-7200  
 Fax: +852 2314-0061

**National Semiconductor Japan Ltd.**  
 Tel: 81-3-5620-6175  
 Fax: 81-3-5620-6179