

Features

- Operating Voltage: 3.3V
- Access Time:
 - 15 ns
- Very Low Power Consumption
 - Active: 650 mW (Max) @ 15 ns, 540 mW (Max) @ 25 ns
 - Standby: 3.3 mW (Typ)
- Wide Temperature Range: -55 to +125°C
- TTL-Compatible Inputs and Outputs
- Asynchronous
- Designed on 0.25 µm Radiation Hardened Process
- No Single Event Latch Up below LET Threshold of 80 MeV/mg/cm²@125°C
- Tested up to a Total Dose of 300 krad (Si) according to MIL-STD-883 Method 1019
- 500 Mils Wide FP36 Package
- ESD better than 4000V
- Quality Grades:
 - QML-Q or V
 - ESCC

Description

The AT60142H is a very low power CMOS static RAM organized as 524 288 x 8 bits.

Atmel brings the solution to applications where fast computing is as mandatory as low consumption, such as aerospace electronics, portable instruments, or embarked systems.

Utilizing an array of six transistors (6T) memory cells, the AT60142H combines an extremely low standby supply current (Typical value = 1 mA) with a fast access time at 15 ns or better over the full military temperature range. The high stability of the 6T cell provides excellent protection against soft errors due to noise.

The AT60142H is processed according to the methods of the latest revision of the MIL PRF 38535 or ESCC 9000.

It is produced on a radiation hardened 0.25 µm CMOS process.




**Rad Hard
512K x 8
Very Low Power
CMOS SRAM**


AT60142H



Block Diagram



Pin Configuration



Note: NC pins are not bonded internally. So, they can be connected to GND or Vcc.

Pin Description

Table 1. Pin Names

Name	Description
A0 - A18	Address Inputs
I/O1 - I/O8	Data Input/Output
$\overline{\text{CS}}$	Chip Select
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
Vcc	Power Supply
GND	Ground

Table 2. Truth Table⁽¹⁾

$\overline{\text{CS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Inputs/Outputs	Mode
H	X	X	Z	Deselect / Power Down
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	H	H	Z	Output Disable

Note: 1. L=low, H=high, X= L or H, Z=high impedance.

Electrical Characteristics

Absolute Maximum Ratings*

Supply Voltage to GND Potential: -0.5V + 4.6V
 Voltage range on any input: GND -0.5V to 4.6V
 Voltage range on any output: GND -0.5V to 4.6V
 Storage Temperature: -65°C to + 150°C
 Output Current from Output Pins: 20 mA
 Electrostatic Discharge Voltage: > 4000V
 (MIL STD 883D Method 3015)

*NOTE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. **Exposure between recommended DC operating and absolute maximum rating conditions for extended periods may affect device reliability.**

Military Operating Range

Operating Voltage	Operating Temperature
3.3 ± 0.3V	-55°C to + 125°C

Recommended DC Operating Conditions

Parameter	Description	Min	Typ	Max	Unit
V _{CC}	Supply voltage	3.0	3.3	3.6	V
GND	Ground	0.0	0.0	0.0	V
V _{IL}	Input low voltage	GND - 0.3	0.0	0.8	V
V _{IH}	Input high voltage	2.2	—	V _{CC} + 0.3	V

Capacitance

Parameter	Description	Min	Typ	Max	Unit
C _{in} ⁽¹⁾	Input capacitance	—	—	12	pF
C _{out} ⁽¹⁾	Output capacitance	—	—	12	pF

Note: 1. Guaranteed but not tested.

DC Parameters

DC Test Conditions $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$; $V_{SS} = 0\text{V}$; $V_{CC} = 3.0\text{V}$ to 3.6V

Parameter	Description	Minimum	Typical	Maximum	Unit
$I_{IX}^{(1)}$	Input leakage current	-1	—	1	μA
$I_{OZ}^{(1)}$	Output leakage current	-1	—	1	μA
$V_{OL}^{(2)}$	Output low voltage	—	—	0.4	V
$V_{OH}^{(3)}$	Output high voltage	2.4	—	—	V

1. $GND < V_{IN} < V_{CC}$, $GND < V_{OUT} < V_{CC}$ Output Disabled.
2. V_{CC} min. $I_{OL} = 8\text{ mA}$
3. V_{CC} min. $I_{OH} = -4\text{ mA}$.

Consumption

Symbol	Description	TAVAV/TAVAW Test Condition	AT60142H-15	Unit	Value
$I_{CCSB}^{(1)}$	Standby Supply Current	—	2.5	mA	max
$I_{CCSB1}^{(2)}$	Standby Supply Current	—	2.0	mA	max
$I_{CCOP}^{(3)}$ Read	Dynamic Operating Current	15 ns 25 ns 50 ns 1 μs	180 150 75 10	mA	max
$I_{CCOP}^{(4)}$ Write	Dynamic Operating Current	15 ns 25 ns 50 ns 1 μs	150 130 120 100	mA	max


1. $\overline{CS} \geq V_{IH}$
2. $\overline{CS} \geq V_{CC} - 0.3\text{V}$
3. $F = 1/T_{AVAV}$, $I_{out} = 0\text{ mA}$, $\overline{WE} = \overline{OE} = V_{IH}$, $V_{IN} = GND/V_{CC}$, V_{CC} max.
4. $F = 1/T_{AVAW}$, $I_{out} = 0\text{ mA}$, $\overline{WE} = V_{IL}$, $\overline{OE} = V_{IH}$, $V_{IN} = GND/V_{CC}$, V_{CC} max.

Data Retention Mode

Atmel CMOS RAM's are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention:

1. During data retention chip select $\overline{CS}$ must be held high within V_{CC} to $V_{CC} - 0.2V$.
2. Output Enable ($\overline{OE}$) should be held high to keep the RAM outputs high impedance, minimizing power dissipation.
3. During power-up and power-down transitions $\overline{CS}$ and $\overline{OE}$ must be kept between $V_{CC} + 0.3V$ and 70% of V_{CC} .
4. The RAM can begin operation $> t_R$ ns after V_{CC} reaches the minimum operation voltages (3V).

Figure 1. Data Retention Timing



Data Retention Characteristics

Parameter	Description	Min	Typ $T_A = 25^\circ C$	Max	Unit
V_{CCDR}	V_{CC} for data retention	2.0	—	—	V
t_{CDR}	Chip deselect to data retention time	0.0	—	—	ns
t_R	Operation recovery time	$t_{AVAV}^{(1)}$	—	—	ns
$I_{CCDR}^{(2)}$	Data retention current	—	0.700	1.5	mA

1. T_{AVAV} = Read cycle time.
2. $CS = V_{CC}$, $V_{IN} = GND/V_{CC}$.

AC Characteristics

Test Conditions

Temperature Range:..... -55 +125 °C

Supply Voltage: 3.3 ±0.3V

Input and Output Timing Reference Levels: 1.5V

Test Loads and Waveforms

Figure 2. Test Loads




Figure 3. Test Loads specific to TWLQZ, TWHQX, TELQX, TEHQZ, TGLQX, TGHQZ





Figure 4. CMOS Input Pulses




Write Cycle

Symbol	Parameter	AT60142H-15	Unit	Value
TAVAW	Write cycle time	15	ns	min
TAVWL	Address set-up time	0	ns	min
TAVWH	Address valid to end of write	8	ns	min
TDVWH	Data set-up time	7	ns	min
TELWH	$\overline{\text{CS}}$ low to write end	12	ns	min
TWLQZ	Write low to high $Z^{(1)}$	6	ns	max
TWLWH	Write pulse width	8	ns	min
TWHAX	Address hold from end of write	0	ns	min
TWHDX	Data hold time	0	ns	min
TWHQX	Write high to low $Z^{(1)}$	3	ns	min

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See Figure 3 on page 7.)


Write Cycle 1

$\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ High During Write




Write Cycle 2

$\overline{WE}$ Controlled, $\overline{OE}$ Low



Write Cycle 3

$\overline{CS}$ Controlled



Note: The internal write time of the memory is defined by the overlap of $\overline{CS}$ Low and $\overline{WE}$ Low. Both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. The data input setup and hold timing should be referenced to the active edge of the signal that terminates the write.
Data out is high impedance if $\overline{OE} = V_{IH}$.


Read Cycle

Symbol	Parameter	AT60142H-15	Unit	Value
TAVAV	Read cycle time	15	ns	min
TAVQV	Address access time	15	ns	max
TAVQX	Address valid to low Z	5	ns	min
TELQV	Chip-select access time	15	ns	max
TELQX	$\overline{CS}$ low to low Z ⁽¹⁾	5	ns	min
TEHQZ	$\overline{CS}$ high to high Z ⁽¹⁾	6	ns	max
TGLQV	Output Enable access time	6	ns	max
TGLQX	$\overline{OE}$ low to low Z ⁽¹⁾	2	ns	min
TGHQZ	$\overline{OE}$ high to high Z ⁽¹⁾	5	ns	max

Note: 1. Parameters guaranteed, not tested, with output loading 5 pF. (See Figure 3 on page 7.)


Read Cycle 1

Address Controlled ($\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$)



Read Cycle 2

Chip Select Controlled ($\overline{WE} = V_{IH}$)




Ordering Information

Part Number	Temperature Range	Speed	Package	Flow
AT60142H-DS15M-E	25-C	15 ns/3.3V	FP36.5 grounded lid	Engineering Samples
5962-0520804QYC	-55- to +125-C	15 ns/3.3V	FP36.5 grounded lid	QML Q
5962-0520804VYC	-55- to +125-C	15 ns/3.3V	FP36.5 grounded lid	QML V
5962R0520804VYC	-55- to +125-C	15 ns/3.3V	FP36.5 grounded lid	QML V RHA
AT60142H-DS15-SCC ⁽²⁾	-55- to +125-C	15 ns/3.3V	FP36.5 grounded lid	ESCC
AT60142H-DD15M-E ⁽¹⁾	25-C	15 ns/3.3V	Die	Engineering Samples
AT60142H-DD15MSV ⁽¹⁾	-55- to +125-C	15 ns/3.3V	Die	Space Level B

Note: 1. Contact Atmel for availability
 2. Will be replaced by ESCC part number when available.

Package Drawing

36-lead Flat Pack (500 Mils)



	MM		INCH	
	Min	Max	Min	Max
A	2.29	3.05	.090	.120
b	0.38	0.51	.015	.020
c	0.10	0.18	.004	.007
D	---	23.62	---	.930
E	11.99	12.40	.472	.488
E2	8.89	---	.350	---
E3	0.76	---	.030	---
e	1.27 BSC		.050 BSC	
L	7.75	8.26	.305	.325
Q	0.66	1.14	.026	.045
S1	0.13	---	.005	---
N	36		36	

Document Revision History

Creation from AT60142F document with the following changes :

- Package DC removed
- Update of parameters I_{CCSB} , I_{CCSB1} , I_{CCDR}

Changes from Rev. A to Rev. B

Update : Atmel P/N replaced by SMD P/N in “Ordering Information” section

Changes from Rev. B to Rev. C

Update: Test conditions, Test Loads and Waveform in “AC Characteristics” section



Headquarters

Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600

International

Atmel Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369

Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054 Saint-Quentin-en-
Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11

Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581

Product Contact

Web Site
www.atmel.com

Technical Support
Enter Product Line E-mail

Sales Contact
www.atmel.com/contacts

Literature Requests
www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. **EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.** Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.