


FEATURES

- 3.3V and 5V power supply options
- 50ps output-to-output skew
- Synchronous enable/disable
- Master Reset for synchronization
- Internal 75K Ω input pull-down resistors
- ESD protection of 2000V

PIN CONFIGURATION/BLOCK DIAGRAM



SOIC
TOP VIEW

DESCRIPTION

The SY10/100EL34/L are low skew $\div 2, \div 4, \div 8$ clock generation chips designed explicitly for low skew clock generation applications. The internal dividers are synchronous to each other, therefore, the common output edges are all precisely aligned. The devices can be driven by either a differential or single-ended ECL or, if positive power supplies are used, PECL input signal. In addition, by using the VBB output, a sinusoidal source can be AC-coupled into the device. If a single-ended input is to be used, the VBB output should be connected to the CLK input and bypassed to ground via a 0.01 μ F capacitor. The VBB output is designed to act as the switching reference for the input of the EL34/L under single-ended input conditions. As a result, this pin can only source/sink up to 0.5mA of current.

The common enable ($\overline{EN}$) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state. This avoids any chance of generating a runt clock pulse on the internal clock when the device is enabled/disabled as can happen with an asynchronous control. An internal runt pulse could lead to losing synchronization between the internal divider stages. The internal enable flip-flop is clocked on the falling edge of the divider stages. The internal enable flip-flop is clocked on the falling edge of the input clock, therefore, all associated specification limits are referenced to the negative edge of the clock input.

Upon start-up, the internal flip-flops will attain a random state; the master reset (MR) input allows for the synchronization of the internal dividers, as well as for multiple EL34/Ls in a system.

PIN NAMES

Pin	Function
CLK	Differential Clock Inputs
EN	Synchronous Enable
MR	Master Reset
VBB	Reference Output
Q0	Differential $\div 2$ Outputs
Q1	Differential $\div 4$ Outputs
Q2	Differential $\div 8$ Outputs

TRUTH TABLE

CLK	EN	MR	FUNCTION
Z	L	L	Divide
ZZ	H	L	Hold Q0-2
X	X	H	Reset Q0-2

NOTE:

Z = LOW-to-HIGH transition

ZZ = HIGH-to-LOW transition

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND

Symbol	Parameter	-40°C			0°C			+25°C			+85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
I _{EE}	Power Supply	—	—	49	—	—	49	—	—	49	—	—	49	mA
	Current	—	—	49	—	—	49	—	—	49	—	—	54	
V _{BB}	Output Reference	-1.43	—	-1.30	-1.38	—	-1.27	-1.35	—	-1.25	-1.31	—	-1.19	V
	Voltage	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	-1.38	—	-1.26	
I _{IH}	Input High Current	—	—	150	—	—	150	—	—	150	—	—	150	μA

NOTE:

- Parametric values specified at:

5 volt Power Supply Range	100EL34 Series:	-4.2V to -5.5V.
	10EL34 Series	-4.75V to -5.5V.
3 volt Power Supply Range	10/100EL34L Series:	-3.0V to -3.8V.

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

V_{EE} = V_{EE} (Min.) to V_{EE} (Max.); V_{CC} = GND


Symbol	Parameter	-40°C			0°C			+25°C			+85°C			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t _{PLH} t _{PHL}	Propagation Delay to Output CLK MR	960 650	1100 800	1200 1010	960 650	1100 800	1200 1010	960 650	1100 800	1200 1010	960 650	1100 800	1200 1010	ps
t _{skew}	Within-Device Skew ⁽²⁾	—	—	50	—	—	50	—	—	50	—	—	50	
t _S	Set-up Time $\bar{E}N$	400	—	—	400	—	—	400	—	—	400	—	—	ps
t _H	Hold Time $\bar{E}N$	200	—	—	200	—	—	200	—	—	200	—	—	ps
V _{PP}	Minimum Input Swing ⁽³⁾	250	—	—	250	—	—	250	—	—	250	—	—	mV
V _{CMR}	Common Mode Range ⁽⁴⁾	-1.3	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	-1.4	—	-0.4	V
t _r t _f	Output Rise/Fall Times Q (20% – 80%)	275	400	525	275	400	525	275	400	525	275	400	525	ps

NOTES:

- Parametric values specified at:

5 volt Power Supply Range	100EL34 Series:	-4.2V to -5.5V.
	10EL34 Series	-4.75V to -5.5V.
3 volt Power Supply Range	10/100EL34L Series:	-3.0V to -3.8V.
- Skew is measured between outputs under identical transitions.
- Minimum input swing for which AC parameters are guaranteed. The device will function reliably with differential inputs down to 100mV.
- The CMR range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PP} min. and 1V. The lower end of the CMR range varies 1:1 with V_{EE}. The numbers in the spec table assume a nominal V_{EE} = -3.3V. Note for PECL operation, the V_{CMR} (min) will be fixed at 3.3V – 1V_{CMR} (min).

TIMING DIAGRAM



The $\overline{\text{EN}}$ signal will freeze the internal clocks to the flip-flops on the first falling edge of CLK after its assertion. The internal dividers will maintain their state during the internal clock freeze and will return to clocking once the internal clocks are unfrozen. The outputs will transition to their next states in the same manner, time and relationship as they would have had the EN signal not been asserted.

3

PRODUCT ORDERING CODE

5V

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL34ZC	Z16-2	Commercial	-4.75 to -5.5
SY10EL34ZCTR	Z16-2	Commercial	-4.75 to -5.5
SY100EL34ZC	Z16-2	Commercial	-4.2 to -5.5
SY100EL34ZCTR	Z16-2	Commercial	-4.2 to -5.5

3.3V

Ordering Code	Package Type	Operating Range	VEE Range (V)
SY10EL34LZC	Z16-2	Commercial	-3.0 to -3.8
SY10EL34LZCTR	Z16-2	Commercial	-3.0 to -3.8
SY100EL34LZC	Z16-2	Commercial	-3.0 to -3.8
SY100EL34LZCTR	Z16-2	Commercial	-3.0 to -3.8

9001381 0001800 220

3-63