International Rectifier

IRF7475PbF

HEXFET® Power MOSFET


Applications

- High Frequency Point-of-Load Synchronous Buck Converter for Applications in Networking & Computing Systems.
- Lead-Free

V _{DSS}	R _{DS(on)} max	Qg
12V	$15m\Omega@V_{GS} = 4.5V$	19nC

Benefits

- Very Low R_{DS(on)} at 4.5V V_{GS}
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current





Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	12	V
V_{GS}	Gate-to-Source Voltage	± 12	1
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	11	
I _D @ T _A = 100°C	Continuous Drain Current, V _{GS} @ 10V	7.0	Α
I _{DM}	Pulsed Drain Current ①	88	1
P _D @T _A = 25°C	Power Dissipation ©	2.5	W
P _D @T _A = 70°C	Power Dissipation ®	1.6	
	Linear Derating Factor	0.02	W/°C
T_J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead		20	°C/W
$R_{\theta JA}$	Junction-to-Ambient ®		50	·

International TOR Rectifier

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	12			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.014		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		11.5	15	mΩ	V _{GS} = 4.5V, I _D = 8.8A ④
			20	50	1	V _{GS} = 2.8V, I _D = 5.5A ④
V _{GS(th)}	Gate Threshold Voltage	0.6		2.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		3.2		mV/°C	
I _{DSS}	Drain-to-Source Leakage Current			100	μA	$V_{DS} = 9.6V, V_{GS} = 0V$
				250	1	$V_{DS} = 9.6V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I _{GSS}	Gate-to-Source Forward Leakage			200	nA	V _{GS} = 12V
	Gate-to-Source Reverse Leakage			-200	Ī	V _{GS} = -12V
gfs	Forward Transconductance	22			S	$V_{DS} = 6.0V, I_{D} = 8.8A$
Q_g	Total Gate Charge		13	19		
Q _{gs1}	Pre-Vth Gate-to-Source Charge		2.6		Ī	$V_{DS} = 6.0V$
Q _{gs2}	Post-Vth Gate-to-Source Charge		1.5		nC	$V_{GS} = 4.5V$
Q_{gd}	Gate-to-Drain Charge		3.9		Ī	I _D = 7.0A
Q_{godr}	Gate Charge Overdrive		5.0		Ī	See Fig. 16
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})		5.4		Ī	
Q _{oss}	Output Charge		17		nC	V _{DS} = 10V, V _{GS} = 0V
t _{d(on)}	Turn-On Delay Time		7.5			V _{DD} = 6.0V, V _{GS} = 4.5V ④
t _r	Rise Time		33		Ī	$I_{D} = 8.8A$
t _{d(off)}	Turn-Off Delay Time		13		ns	Clamped Inductive Load
t _f	Fall Time		7.5]	
C _{iss}	Input Capacitance		1590			V _{GS} = 0V
Coss	Output Capacitance		1310		рF	$V_{DS} = 6.0V$
C _{rss}	Reverse Transfer Capacitance		260		1	f = 1.0 MHz

Avalanche Characteristics

	Parameter	Тур.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ©®		180	mJ
I _{AR}	Avalanche Current ①		8.8	Α
E _{AR}	Repetitive Avalanche Energy ①		0.25	mJ

Diode Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
I _S	Continuous Source Current			11		MOSFET symbol
	(Body Diode)				Α	showing the
I _{SM}	Pulsed Source Current			88		integral reverse
	(Body Diode) ① ©					p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 8.8$ A, $V_{GS} = 0$ V ④
t _{rr}	Reverse Recovery Time		42	63	ns	$T_J = 25$ °C, $I_F = 8.8$ A, $V_{DD} = 10$ V
Q _{rr}	Reverse Recovery Charge		44	66	nC	di/dt = 100A/μs @
t _{on}	Forward Turn-On Time	Intrinsio	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)			




Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics

Fig 4. Normalized On-Resistance Vs. Temperature

International Rectifier




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature

Fig 10. Threshold Voltage Vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13. Gate Charge Test Circuit




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Waveform

Power MOSFET Selection for Non-Isolated DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{\rm ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by:

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms ${\rm Q_{gs2}}$ and ${\rm Q_{oss}}$ which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig. 16.

 $\rm Q_{gs2}$ indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to $\rm I_{dmax}$ at which time the drain voltage begins to change. Minimizing $\rm Q_{gs2}$ is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$ is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how $\rm Q_{oss}$ is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's $\rm C_{ds}$ and $\rm C_{dg}$ when multiplied by the power supply input buss voltage.

Synchronous FET

The power loss equation for Q2 is approximated by:

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{\rm ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and $V_{\rm in}.$ As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of $Q_{\rm gd}/Q_{\rm gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.




Figure A: Q Characteristic

International


TOR Rectifier

IRF7475PbF


A 4U L IA 4ETEDO


SO-8 Package Outline

Dimensions are shown in millimeters (inches)



IDIM	INC	HES	MILLIMETERS		
DIIV	MIN	N MAX MIN		MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	0.25	
D	.189	.1968	4.80	5.00	
Ε	.1497	.1574	3.80	4.00	
е	.050 B	ASIC	1.27 BASIC		
e1	.025 B	ASIC	0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
K	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
У	0°	8°	0°	8°	






NOTES:


- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS.

 MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
- (6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
- ① DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.



SO-8 Part Marking


EXAMPLE: THIS IS AN IRF7101 (MOSFET)




International IOR Rectifier

SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



- NOTES:
 1. CONTROLLING DIMENSION: MILLIMETER.
 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. OUTLINE CONFORMS TO EIA-481 & EIA-541

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25$ °C, L = 4.7mH $R_G = 25\Omega$, $I_{AS} = 8.8A$.
- ③ Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualifications Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.09/04