

Features

- High Density, High Performance Electrically Erasable Complex Programmable Logic Device
 - 44-pin, 32 I/O CPLD
 - 7.5 ns Maximum Pin-to-Pin Delay
 - Registered Operation Up To 125 MHz
 - Fully Connected Input and Feedback Logic Array
- Flexible Logic Macrocell
 - D/T / Latch Configurable Flip Flops
 - Global and Individual Register Control Signals
 - Global and Individual Output Enable
 - Programmable Output Slew Rate
- Advanced Power Management Features
 - Automatic 2 mA Stand-By (ATF1500L)
 - Pin-Controlled 10 μ A Stand-By Mode
 - Bus-friendly Pin-Keeper Inputs and I/Os
- Available in Commercial and Industrial Temperature Ranges
- Available in 44-pin PLCCs and TQFPs
- Advanced Flash Technology
 - 100% Tested
 - Completely Reprogrammable
 - 100 Program/Erase Cycles
 - 20 Year Data Retention
 - 2000 V ESD Protection
 - 200 mA Latch-Up Immunity
- Supported By Popular 3rd Party Tools

**High
Performance
Flash PLD**

Preliminary

Description


The ATF1500 is a high performance, high density Complex PLD. Built on an advanced Flash technology, it has maximum pin to pin delays of 7.5 ns and supports sequential logic operation at speeds up to 125 MHz. With 32 logic macrocells and up to 36 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLD's. The ATF1500's global input and feedback architecture simplifies logic placement and eliminates pinout changes due to design changes.

The ATF1500 has 32 bi-directional I/O pins and 4 dedicated input pins. Each dedicated input pin can also serve as a global control signal: register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

(continued)

Pin Configurations

Pin Name	Function
CLK	Clock
I	Logic Inputs
I/O	Bidirectional Buffers
GCLR	Register Reset
OE	Output Enable (active low)
VCC	+5 V Supply
PD	Power Down (active high)




0421A

1-85



1074177 0008603 07T

Functional Logic Diagram⁽¹⁾



Note: 1. Arrows connecting macrocells indicate direction and groupings of CASIN/CASOUT data flow.

Description (Continued)

Each of the 32 logic macrocells generates a buried feedback, which goes to the global bus. Each input and I/O pin also feeds into the global bus. Because of this global bussing, each of these signals is always available to all 32 macrocells in the device.

Each macrocell also generates a foldback logic term, which goes to a regional bus. All signals within a regional bus are connected to all 16 macrocells within the region.


Cascade logic between macrocells in the ATF1500 allows fast, efficient generation of complex logic functions. The ATF1500 contains 4 such logic chains, each capable of creating sum term logic with a fan in of up to 40 product terms.

Bus Friendly Pin-Keeper Input and I/O's


All Input and I/O pins on the ATF1500 have bus friendly "data keeper" circuits. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high or low level.

This circuitry prevents unused Input and I/O lines from floating to intermediate voltage levels, which cause unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.

Input Diagram



I/O Diagram



Speed/Power Management

The ATF1500 has several built-in speed and power management features. The ATF1500L contains circuitry that automatically puts the device into a low power stand-by mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides a proportional power savings for most applications running at system speeds below 50 MHz.

All ATF1500s also have an optional pin-controlled power down mode. In this mode, current drops to below 10 μ A. When the power down option is selected, the PD pin is used to power down the part. The power down option is selected in the design source file. When enabled, the device goes into power down when the PD pin is high. In the power down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD is brought low. When the power down feature is enabled, the PD cannot be used as a logic input or output. However, the PD pin's macrocell may still be used to generate buried foldback and cascade logic signals.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

Design Software Support

ATF1500 designs are supported by several 3rd party tools. Automated fitters allow logic synthesis using a variety of high level description languages and formats.



The diagram illustrates the logic architecture of the 16K160. It features a 136-bit Global Bus and a 16-bit Regional Foldback Bus. The Global Bus is connected to an AND Logic Array, which in turn feeds into a PTMUX (Programmable Truth Matrix). The PTMUX is also connected to a Logic Foldback. The output of the PTMUX is connected to the CASIN input of a D/L flip-flop. The flip-flop has inputs for D/L, AP, Q, EN, and AR, and outputs for OE PIN1, OE PIN2, and MOE. The flip-flop is also connected to a SLEW RATE block. The output of the SLEW RATE block goes to an I/O block. The diagram also shows a CASOUT output and a GCLR input.

The ATF1500 macrocell is flexible enough to support highly complex logic functions operating at high speed. The macrocell consists of 5 sections: product terms and product term select multiplexer; OR/XOR/CASCADE logic; a flip flop; output select and enable; and logic array inputs.

Each ATF1500 macrocell has 5 product terms. Each product term receives as its inputs all signals from both the global bus and regional bus.

The ATF1500 macrocell's OR/XOR/CASCADE logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5 input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with a very small additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high or low level. For combinatorial outputs, the fixed level input allows output polarity selection. For registered functions, the fixed levels allow De Morgan minimization of the product terms. The XOR gate is also used to emulate T- and JK type flip flops.

Flip Flop

The ATF1500's flip flop has very flexible data and control functions. The data input can come from either the XOR gate or from a separate product term. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell.

In addition to D, T, JK and SR operation, the flip flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can be either the global CLK pin or an individual product term. The flip flop changes state on the clock's rising edge. When the CLK pin is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored.

The flip flop's asynchronous reset signal (AR) can be either the pin global clear (GCLR), a product term, or always off. AR can also be a logic OR of GCLR with a product term. The asynchronous preset (AP) can be a product term or always off.

Output Select and Enable

The ATF1500 macrocell output can be selected as registered or combinatorial. When the output is registered, the same registered signal is fed back internally to the global bus. When the output is combinatorial, the buried feedback can be either the

same combinatorial signal or it can be the register output if the separate product term is chosen as the flip flop input.

The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be permanently enabled for simple output operation. Buffers can also be permanently disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander and CASCADE logic.

The output enable for each macrocell can also be selected as either of the two OE pins or as an individual product term.

Global/Regional Busses

The global bus contains all Input and I/O pin signals as well as the buried feedback signal from all 32 macrocells. Together with the complement of each signal, this provides a 136 bit bus as input to every product term. Having the entire global bus available to each macrocell eliminates any potential routing problems. With this architecture designs can be modified without requiring pinout changes.

Each macrocell also generates a foldback product term. This signal goes to the regional bus, and is available to 16 macrocells. The foldback is an inverse polarity of one of the macrocell's product terms. The 16 foldback terms in each region allow generation of high fan-in sum terms (up to 21 product terms) with a small additional delay.





Absolute Maximum Ratings*

Temperature Under Bias.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0 V to +7.0 V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming.....	-2.0 V to +14.0 V ⁽¹⁾
Programming Voltage with Respect to Ground.....	-2.0 V to +14.0 V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

1. Minimum voltage is -0.6 V dc, which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC} + 0.75$ V dc, which may overshoot to 7.0 V for pulses of less than 20 ns.

D.C. and A.C. Operating Conditions


	Commercial	Industrial
Operating Temperature (Case)	0°C - 70°C	-40°C - 85°C
V _{CC} Power Supply	5 V ± 5%	5 V ± 10%

D.C. Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Units
I _{IL}	Input or I/O Low Leakage Current	$0 \leq V_{IN} \leq V_{IL}(\text{max})$			-10	μA
I _{IH}	Input or I/O High Leakage Current	$V_{IH, \text{min}} < V_{IN} \leq V_{CC}$			10	μA
I _{CC1} ⁽¹⁾	Power Supply Current, Standby	V _{CC} = MAX, V _{IN} = 0, V _{CC}	ATF1500	Com.	70	mA
				Ind.	100	mA
			ATF1500L	Com.	3	mA
				Ind.	5	mA
I _{CC2} ⁽¹⁾	Power Supply Current, Power Down Mode	V _{CC} = MAX, V _{IN} = 0, V _{CC}		Com.	10	μA
				Ind..	15	μA
I _{CC3} ⁽¹⁾	Clocked Power Supply Current	V _{CC} = MAX, V _{IN} = 0, V _{CC}	ATF1500L	Com.	1	mA/MHz
				Ind.	1	mA/MHz
I _{OS}	Output Short Circuit Current	V _{OUT} = 0.5 V			-130	mA
V _{IL}	Input Low Voltage	V _{CC} , min < V _{CC} < V _{CC} , max		-0.5	0.8	V
V _{IH}	Input High Voltage			2.0	V _{CC} + 1	V
V _{OL}	Output Low Voltage	V _{CC} = MIN I _{OL} = 8 mA			0.45	V
V _{OH}	Output High Voltage	V _{CC} = MIN I _{OH} = -4 mA		2.4		V

Note: 1. All I_{CC} parameters measured with outputs open, and a 16-bit loadable, up/down counter programmed into each region.

A.C. Waveforms



Register A.C. Characteristics, Input Pin Clock

Symbol	Parameter	-7		-10		-12		-15		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
$t_{COS}^{(1)}$	Clock to Output	4.5		2	5	2	6	2	8	2	12	ns
t_{CFS}	Clock to Feedback	2		2		2		2		2		ns
t_{SIS}	I, I/O Setup Time	6		8		10		11		13		ns
t_{SFS}	Feedback Setup Time	6		8		10		11		13		ns
t_{HS}	Input, I/O, Feedback Hold Time	0		0		0		0		0		ns
t_{PS}	Clock Period	6		8		9		10		12		ns
t_{WS}	Clock Width	3		4		4.5		5		6		ns
FMAXS	External Feedback $1/(t_{SIS} + t_{COS})$	95		76.9		62.5		52.6		40		MHz
	Internal Feedback $1/(t_{SFS} + t_{CFS})$	125		100		90.9		76.9		66		MHz
	No Feedback $1/(t_{PS})$	166.7		125		125		100		83		MHz
t_{RPRS}	Reset Pin Recovery Time	2		3		3		4		5		ns
t_{RTRS}	Reset Term Recovery Time	6		9		10		12		14		ns

Notes: 1. For slow slew outputs, add t_{SSO} .



Register A.C. Characteristics, Product Term Clock

Symbol	Parameter	-7		-10		-12		-15		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tCOA ⁽¹⁾	Clock to Output	7.5		10		12		15		25		ns
tCFA	Clock to Feedback	5		7		7		9		11		ns
tSIA	I, I/O Setup Time	3		3		4		4		5		ns
tSFA	Feedback Setup Time	3		3		4		4		5		ns
tHA	Input, I/O, Feedback Hold Time	2		3		4		4		5		ns
tPA	Clock Period	6		8		10		12		16		ns
tWA	Clock Width	3		4		5		6		8		ns
FMAXA	External Feedback 1/(tSIA+tCOA)	95.2		76.9		62.5		52.6		33.3		MHz
	Internal Feedback 1/(tSFA+ tCFA)	125		100		90.9		76.9		62.5		MHz
	No Feedback 1/(tPA)	166.7		125		100		83.3		62.5		MHz
tRPRA	Reset Pin Recovery Time	0		0		0		0		0		ns
tRTA	Reset Term Recovery Time	4		5		6		6		8		ns

A.C. Characteristics

Symbol	Parameter	-7		-10		-12		-15		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tPD ⁽¹⁾	I, I/O or FB to Non-Registered Output	2	7.5	3	10	3	12	3	15	3	25	ns
tPD2	I, I/O to Feedback	5		7		8		9		14		ns
tPD3 ⁽¹⁾	Feedback to Non-Registered Output	2	7.5	3	10	3	12	3	15	3	25	ns
tPD4	Feedback to Feedback	5		7		8		9		14		ns
tEA ⁽¹⁾	OE Term to Output Enable	2	7.5	3	10	3	12	3	15	3	25	ns
tER	OE Term to Output Disable	2	7.5	2	10	2	12	2	15	2	25	ns
tPZX ⁽¹⁾	OE Pin to Output Enable	2	5.5	2	7	2	8	2	9	2	11	ns
tPXZ	OE Pin to Output Disable	1.5	5.5	1.5	7	1.5	8	1.5	9	1.5	11	ns
tPW	Preset Width	3		4		4		5		6		ns
tPF	Preset To Feedback	6		9		9		12		20		ns
tPO ⁽¹⁾	Preset to Registered Output	8.5		12		14		20		25		ns
tRPW	Reset Pin Width	3		4		4		5		6		ns
tRPF	Reset Pin to Feedback	3		4		3		5		6		ns
tRPO ⁽¹⁾	Reset Pin to Registered Output	5.5		7		8		11		15		ns
tRTW	Reset Term Width	3		4		4		5		6		ns
tRTF	Reset Term to Feedback	6		9		9		12		20		ns
tRTO ⁽¹⁾	Reset Term to Registered Output	8.5		12		14		20		25		ns
tCAS	Cascade Logic Delay	0.8		0.8		1		1		1.5		ns
tSSO	Slow Slew Output Adder	3		3		3		4		4		ns
tFLD	Foldback Term Delay	4		5		7		8		12		ns


Notes: 1. For slow slew outputs, add tSSO.

Power Down A.C. Characteristics


Symbol	Parameter	-7		-10		-12		-15		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t _{IVDH}	Valid I, I/O Before PD High	7		10		12		15		25		ns
t _{QVDH}	Valid OE ⁽²⁾ Before PD High	7		10		12		15		25		ns
t _{CVDH}	Valid Clock ⁽²⁾ Before PD High	7		10		12		15		25		ns
t _{DHIX}	I, I/O Hold After PD High	15		20		22		25		35		ns
t _{DHGX}	OE ⁽²⁾ Hold After PD High	15		20		22		25		35		ns
t _{DHCX}	Clock ⁽²⁾ Hold After PD High	15		20		22		25		35		ns
t _{DLIV}	PD Low to Valid I, I/O	1		1		1		1		1		μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)	1		1		1		1		1		μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)	1		1		1		1		1		μs
t _{DLOV}	PD Low to Valid Output	1		1		1		1		1		μs

Notes: 1. For slow slew outputs, add t_{SSQ}.
2. Pin or Product Term.

Input Test Waveforms and Measurement Levels:



Output Test Load:



Pin Capacitance (f = 1 MHz, T = 25°C)⁽¹⁾

	Typ	Max	Units	Conditions
C _{IN}	5	8	pF	V _{IN} = 0 V
C _{OUT}	6	8	pF	V _{OUT} = 0 V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.




Power Up Reset

The ATF1500's registers are designed to reset during power up. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be reset to the low state. As a result, the registered output state will always be low on power-up.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1) The V_{CC} rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock signal high, and
- 3) Signals from which clocks are derived must remain stable during t_{PR} .



Parameter	Description	Typ	Max	Units
t_{PR}	Power-Up Reset Time	2	10	μs
V_{RST}	Power-Up Reset Voltage	3.8	4.5	V

Power Down Mode

The ATF1500 includes an optional pin controlled power down feature. When this mode is enabled, the PD pin acts as the power down pin. When the PD pin is high, the device supply current is reduced to less than 10 μA . During power down, all output data and internal logic states are latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs which were in a HI-Z state at the onset of power down will remain at HI-Z. During power down, all input signals except the power down pin are blocked. Input and I/O hold latches remain active to insure that pins do not float to indeterminate levels, further reducing system power. The power down pin feature is enabled in the logic design file. Designs using the power down pin may not use the PD pin logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

Register Preload

The ATF1500's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with preload vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically when vectors are run by any approved programmers. The preload mode is enabled by raising an input pin to a high voltage level. Contact Atmel PLD Applications for PRELOAD pin assignments, timing and voltage requirements.


Security Fuse

A single fuse is provided to prevent unauthorized copying of the ATF1500 fuse patterns. Once programmed, fuse verify and pre-load are inhibited.


Output Slew Rate Control

Each ATF1500 macrocell contains a configuration bit for each I/O to control its output slew rate. This allows selected data paths to operate at maximum throughput while reducing system noise from outputs that are not speed-critical. Outputs default to slow edges, and may be individually set to fast in the design file. Output transition times for outputs configured as slow have a T_{SSO} delay adder.


SUPPLY CURRENT vs. INPUT FREQUENCY
ATF1500 (VCC=5V, TA=25°C)




SUPPLY CURRENT vs. INPUT FREQUENCY
ATF1500L (VCC=5V, TA=25°C)




SUPPLY CURRENT vs. SUPPLY VOLTAGE
ATF1500 (TA = 25°C)




SUPPLY CURRENT vs. SUPPLY VOLTAGE
ATF1500L (TA = 25°C)




NORMALIZED TPD
vs. SUPPLY VOLTAGE (TA = 25°C)




NORMALIZED TPD
vs. AMBIENT TEMPERATURE (VCC=5V)



NORMALIZED TCO
vs. SUPPLY VOLTAGE (TA = 25°C)



NORMALIZED TPD
vs. AMBIENT TEMPERATURE (VCC=5V)





Ordering Information

tpd (ns)	tcos (ns)	FMAXS (MHz)	Ordering Code	Package	Operation Range
7.5	4.5	95	ATF1500-7AC ATF1500-7JC	44A 44J	Commercial (0°C to 70°C)
10	5	76.9	ATF1500-10AC ATF1500-10JC	44A 44J	Commercial (0°C to 70°C)
			ATF1500-10JI	44J	Industrial (-40°C to 85°C)
12	6	62.5	ATF1500-12AC ATF1500-12JC	44A 44J	Commercial (0°C to 70°C)
15	8	52.6	ATF1500-15AC ATF1500-15JC	44A 44J	Commercial (0°C to 70°C)
			ATF1500-15JI	44J	Industrial (-40°C to 85°C)
15	8	52.6	ATF1500L-15AC ATF1500L-15JC	44A 44J	Commercial (0°C to 70°C)
			ATF1500L-15JI	44J	Industrial (-40°C to 85°C)
25	12	40	ATF1500L-25AC ATF1500L-25JC	44A 44J	Commercial (0°C to 70°C)
			ATF1500L-25JI	44J	Industrial (-40°C to 85°C)

Package Type	
44A	44 Lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44 Lead, Plastic J-Leaded Chip Carrier (PLCC)