


**FEATURES SUMMARY**

- **SUPPLY VOLTAGE**
  - $V_{CC} = 5V \pm 10\%$  for PROGRAM, ERASE and READ OPERATIONS
- **ACCESS TIME: 70 ns**
- **PROGRAMMING TIME**
  - 10 $\mu$ s per Byte typical
- **64 UNIFORM 64Kbyte MEMORY BLOCKS**
- **PROGRAM/ERASE CONTROLLER**
  - Embedded Byte Program algorithms
- **ERASE SUSPEND and RESUME MODES**
  - Read and Program another Block during Erase Suspend
- **UNLOCK BYPASS PROGRAM COMMAND**
  - Faster Production/Batch Programming
- **TEMPORARY BLOCK UNPROTECTION MODE**
- **COMMON FLASH INTERFACE**
  - 64 bit Security Code
- **LOW POWER CONSUMPTION**
  - Standby and Automatic Standby
- **100,000 PROGRAM/ERASE CYCLES per BLOCK**
- **ELECTRONIC SIGNATURE**
  - Manufacturer Code: 20h
  - Device Code: ACh

**Figure 1. Packages**

**TABLE OF CONTENTS**

<b>SUMMARY DESCRIPTION</b>	5
Figure 2. Logic Diagram	5
Table 1. Signal Names	5
Figure 3. TSOP Connections	6
Figure 4. Block Addresses	7
 <b>SIGNAL DESCRIPTIONS</b>	 8
Address Inputs (A0-A21)	8
Data Inputs/Outputs (DQ0-DQ7)	8
Chip Enable (E)	8
Output Enable (G)	8
Write Enable (W)	8
Reset/Block Temporary Unprotect (RP)	8
Ready/Busy Output (RB)	8
Vcc Supply Voltage (5V)	8
Vss Ground	8
 <b>BUS OPERATIONS</b>	 9
Bus Read	9
Bus Write	9
Output Disable	9
Standby	9
Automatic Standby	9
 <b>Special Bus Operations</b>	 9
Electronic Signature	9
Block Protection and Blocks Unprotection	9
Table 2. Bus Operations	9
 <b>COMMAND INTERFACE</b>	 10
Read/Reset Command	10
Auto Select Command	10
Program Command	10
Unlock Bypass Command	10
Unlock Bypass Program Command	10
Unlock Bypass Reset Command	10
Chip Erase Command	11
Block Erase Command	11
Erase Suspend Command	11
Erase Resume Command	12
Read CFI Query Command	12
Block Protect and Chip Unprotect Commands	12
Table 3. Commands	12
Table 4. Program, Erase Times and Program, Erase Endurance Cycles	13

<b>STATUS REGISTER</b> .....	<b>13</b>
Data Polling Bit (DQ7) .....	13
Toggle Bit (DQ6) .....	13
Error Bit (DQ5) .....	13
Erase Timer Bit (DQ3) .....	14
Alternative Toggle Bit (DQ2) .....	14
Table 5. Status Register Bits .....	14
Figure 5. Data Polling Flowchart .....	15
Figure 6. Data Toggle Flowchart .....	15
<b>MAXIMUM RATING</b> .....	<b>16</b>
Table 6. Absolute Maximum Ratings .....	16
<b>DC and AC PARAMETERS</b> .....	<b>17</b>
Table 7. Operating and AC Measurement Conditions .....	17
Figure 7. AC Measurement I/O Waveform .....	17
Figure 8. AC Measurement Load Circuit .....	17
Table 8. Device Capacitance .....	17
Table 9. DC Characteristics .....	18
Figure 9. Read AC Waveforms .....	19
Table 10. Read AC Characteristics .....	19
Figure 10. Write AC Waveforms, Write Enable Controlled .....	20
Table 11. Write AC Characteristics, Write Enable Controlled .....	20
Figure 11. Write AC Waveforms, Chip Enable Controlled .....	21
Table 12. Write AC Characteristics, Chip Enable Controlled .....	21
Figure 12. Reset/Block Temporary Unprotect AC Waveforms .....	22
Table 13. Reset/Block Temporary Unprotect AC Characteristics .....	22
<b>PACKAGE MECHANICAL</b> .....	<b>23</b>
Figure 13. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Outline .....	23
Table 14. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Mechanical Data .....	23
<b>PART NUMBERING</b> .....	<b>24</b>
Table 15. Ordering Information Scheme .....	24

<b>BLOCK ADDRESS TABLE.....</b>	<b>25</b>
Table 24. Document Revision History .....	35
<b>APPENDIX A. BLOCK ADDRESS TABLE.....</b>	<b>25</b>
Table 16. Block Addresses, M29F032D .....	25
<b>APPENDIX B. COMMON FLASH INTERFACE (CFI) .....</b>	<b>26</b>
Table 17. Query Structure Overview .....	26
Table 18. CFI Query Identification String .....	26
Table 19. CFI Query System Interface Information.....	27
Table 20. Device Geometry Definition.....	28
Table 21. Primary Algorithm-Specific Extended Query Table .....	29
Table 22. Security Code Area .....	29
<b>APPENDIX C. BLOCK PROTECTION .....</b>	<b>30</b>
<b>Programmer Technique .....</b>	<b>30</b>
<b>In-System Technique .....</b>	<b>30</b>
Table 23. Programmer Technique Bus Operations, BYTE = V <sub>IH</sub> or V <sub>IL</sub> .....	30
Figure 14. Programmer Equipment Group Protect Flowchart .....	31
Figure 15. Programmer Equipment Chip Unprotect Flowchart .....	32
Figure 16. In-System Equipment Group Protect Flowchart.....	33
Figure 17. In-System Equipment Chip Unprotect Flowchart .....	34

## SUMMARY DESCRIPTION

The M29F032D is a 32 Mbit (4Mb x8) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single low voltage 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM.


The memory is divided into 64 uniform blocks of 64Kbytes (see Figure 5, Block Addresses) that can be erased independently so it is possible to preserve valid data while old data is erased. Blocks can be protected in groups of 4 to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller

simplifies the process of programming or erasing the memory by taking care of all of the special operations that are required to update the memory contents. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Chip Enable, Output Enable and Write Enable signals control the bus operation of the memory. They allow simple connection to most microprocessors, often without additional logic.

The memory is delivered with all the bits erased (set to 1).

**Figure 2. Logic Diagram**



**Table 1. Signal Names**

A0-A21	Address Inputs
DQ0-DQ7	Data Inputs/Outputs
$\bar{E}$	Chip Enable
$\bar{G}$	Output Enable
$\bar{W}$	Write Enable
$\bar{RP}$	Reset/Block Temporary Unprotect
$\bar{RB}$	Ready/Busy Output
Vcc	Supply Voltage
Vss	Ground
NC	Not Connected Internally



**Figure 3. TSOP Connections**

Figure 4. Block Addresses



Note: Also see Appendix A, Table 16 for a full listing of the Block Addresses.

## SIGNAL DESCRIPTIONS

See Figure 2, Logic Diagram, and Table 1, Signal Names, for a brief overview of the signals connected to this device.

**Address Inputs (A0-A21).** The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine.

**Data Inputs/Outputs (DQ0-DQ7).** The Data I/O outputs the data stored at the selected address during a Bus Read operation. During Bus Write operations they represent the commands sent to the Command Interface of the internal state machine.

**Chip Enable (E).** The Chip Enable,  $\bar{E}$ , activates the memory, allowing Bus Read and Bus Write operations to be performed. When Chip Enable is High,  $V_{IH}$ , all other pins are ignored.

**Output Enable (G).** The Output Enable,  $\bar{G}$ , controls the Bus Read operation of the memory.

**Write Enable (W).** The Write Enable,  $\bar{W}$ , controls the Bus Write operation of the memory's Command Interface.

**Reset/Block Temporary Unprotect (RP).** The Reset/Block Temporary Unprotect pin can be used to apply a Hardware Reset to the memory or to temporarily unprotect all Blocks that have been protected.

A Hardware Reset is achieved by holding Reset/Block Temporary Unprotect Low,  $V_{IL}$ , for at least  $t_{PLPX}$ . After Reset/Block Temporary Unprotect goes High,  $V_{IH}$ , the memory will be ready for Bus Read and Bus Write operations after  $t_{PHEL}$  or  $t_{RHEL}$ , whichever occurs last. See the Ready/Busy Output section, Table 13 and Figure 12, Reset/Temporary Unprotect AC Characteristics for more details.

Holding  $\bar{RP}$  at  $V_{ID}$  will temporarily unprotect the protected Blocks in the memory. Program and

Erase operations on all blocks will be possible. The transition from  $V_{IH}$  to  $V_{ID}$  must be slower than  $t_{PHPHH}$ .

**Ready/Busy Output (RB).** The Ready/Busy pin is an open-drain output that can be used to identify when the device is performing a Program or Erase operation. During Program or Erase operations Ready/Busy is Low,  $V_{OL}$ . Ready/Busy is high-impedance during Read mode, Auto Select mode and Erase Suspend mode.

After a Hardware Reset, Bus Read and Bus Write operations cannot begin until Ready/Busy becomes high-impedance. See Table 13 and Figure 12, Reset/Temporary Unprotect AC Characteristics.

The use of an open-drain output allows the Ready/Busy pins from several memories to be connected to a single pull-up resistor. A Low will then indicate that one, or more, of the memories is busy.

**Vcc Supply Voltage (5V).** Vcc provides the power supply for all operations (Read, Program and Erase).

The Command Interface is disabled when the Vcc Supply Voltage is less than the Lockout Voltage,  $V_{LKO}$ . This prevents Bus Write operations from accidentally damaging the data during power up, power down and power surges. If the Program/Erase Controller is programming or erasing during this time then the operation aborts and the memory contents being altered will be invalid.

A  $0.1\mu F$  capacitor should be connected between the Vcc Supply Voltage pin and the Vss Ground pin to decouple the current surges from the power supply, see Figure 10, AC Measurement Load Circuit. The PCB track widths must be sufficient to carry the currents required during program and erase operations,  $I_{CC3}$ .

**Vss Ground.** Vss is the reference for all voltage measurements.

## BUS OPERATIONS

There are five standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby and Automatic Standby. See Tables 2, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

**Bus Read.** Bus Read operations read from the memory cells, or specific registers in the Command Interface. A valid Bus Read operation involves setting the desired address on the Address Inputs, applying a Low signal,  $V_{IL}$ , to Chip Enable and Output Enable and keeping Write Enable High,  $V_{IH}$ . The Data Inputs/Outputs will output the value, see Figure 9, Read Mode AC Waveforms, and Table 10, Read AC Characteristics, for details of when the output becomes valid.

**Bus Write.** Bus Write operations write to the Command Interface. A valid Bus Write operation begins by setting the desired address on the Address Inputs. The Address Inputs are latched by the Command Interface on the falling edge of Chip Enable or Write Enable, whichever occurs last. The Data Inputs/Outputs are latched by the Command Interface on the rising edge of Chip Enable or Write Enable, whichever occurs first. Output Enable must remain High,  $V_{IH}$ , during the whole Bus Write operation. See Figures 10 and 11, Write AC Waveforms, and Tables 11 and 12, Write AC Characteristics, for details of the timing requirements.

**Output Disable.** The Data Inputs/Outputs are in the high impedance state when Output Enable is High,  $V_{IH}$ .

**Standby.** When Chip Enable is High,  $V_{IH}$ , the memory enters Standby mode and the Data Inputs/Outputs pins are placed in the high-impedance state. To reduce the Supply Current to the Standby Supply Current,  $I_{CC2}$ , Chip Enable should

be held within  $V_{CC} \pm 0.2V$ . For the Standby current level see Table 9, DC Characteristics.

During program or erase operations the memory will continue to use the Program/Erase Supply Current,  $I_{CC3}$ , for Program or Erase operations until the operation completes.

**Automatic Standby.** If CMOS levels ( $V_{CC} \pm 0.2V$ ) are used to drive the bus and the bus is inactive for 300ns or more the memory enters Automatic Standby where the internal Supply Current is reduced to the Standby Supply Current,  $I_{CC2}$ . The Data Inputs/Outputs will still output data if a Bus Read operation is in progress.

### Special Bus Operations

Additional bus operations can be performed to read the Electronic Signature and also to apply and remove Block Protection. These bus operations are intended for use by programming equipment and are not usually used in applications. They require  $V_{ID}$  to be applied to some pins.

**Electronic Signature.** The memory has two codes, the manufacturer code and the device code, that can be read to identify the memory. These codes can be read by applying the signals listed in Tables 2, Bus Operations.

### Block Protection and Blocks Unprotection.

Blocks can be protected in groups of 4 against accidental Program or Erase. See Appendix A, Table 16, Block Addresses, for details of which blocks must be protected together as a group. Protected blocks can be unprotected to allow data to be changed.

There are two methods available for protecting and unprotecting the blocks, one for use on programming equipment and the other for in-system use. Block Protect and Chip Unprotect operations are described in Appendix C.

**Table 2. Bus Operations**

Operation	$\bar{E}$	$\bar{G}$	$\bar{W}$	Address Inputs A0-A21	Data Inputs/Outputs DQ7-DQ0
Bus Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	Cell Address	Data Output
Bus Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	Command Address	Data Input
Output Disable	X	$V_{IH}$	$V_{IH}$	X	Hi-Z
Standby	$V_{IH}$	X	X	X	Hi-Z
Read Manufacturer Code	$V_{IL}$	$V_{IL}$	$V_{IH}$	$A0 = V_{IL}, A1 = V_{IL}, A9 = V_{ID}$ , Others $V_{IL}$ or $V_{IH}$	20h
Read Device Code	$V_{IL}$	$V_{IL}$	$V_{IH}$	$A0 = V_{IH}, A1 = V_{IL}$ , $A9 = V_{ID}$ , Others $V_{IL}$ or $V_{IH}$	ACh

Note: X =  $V_{IL}$  or  $V_{IH}$ .

## COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. Failure to observe a valid sequence of Bus Write operations will result in the memory returning to Read mode. The long command sequences are imposed to maximize data security.

Refer to Table 3, Commands, in conjunction with the following text descriptions.

**Read/Reset Command.** The Read/Reset command returns the memory to its Read mode where it behaves like a ROM or EPROM, unless otherwise stated. It also resets the errors in the Status Register. Either one or three Bus Write operations can be used to issue the Read/Reset command.

The Read/Reset Command can be issued, between Bus Write cycles before the start of a program or erase operation, to return the device to read mode. Once the program or erase operation has started the Read/Reset command is no longer accepted. The Read/Reset command will not abort an Erase operation when issued while in Erase Suspend.

**Auto Select Command.** The Auto Select command is used to read the Manufacturer Code, the Device Code and the Block Protection Status. Three consecutive Bus Write operations are required to issue the Auto Select command. Once the Auto Select command is issued the memory remains in Auto Select mode until a Read/Reset command is issued. Read CFI Query and Read/Reset commands are accepted in Auto Select mode, all other commands are ignored.

From the Auto Select mode the Manufacturer Code can be read using a Bus Read operation with  $A_0 = V_{IL}$  and  $A_1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . The Manufacturer Code for STMicroelectronics is 20h.

The Device Code can be read using a Bus Read operation with  $A_0 = V_{IH}$  and  $A_1 = V_{IL}$ . The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . The Device Code for the M29F032D ACh.

The Block Protection Status of each block can be read using a Bus Read operation with  $A_0 = V_{IL}$ ,  $A_1 = V_{IH}$ , and  $A_{12}-A_{21}$  specifying the address of the block. The other address bits may be set to either  $V_{IL}$  or  $V_{IH}$ . If the addressed block is protected then 01h is output on Data Inputs/Outputs DQ0-DQ7, otherwise 00h is output.

**Program Command.** The Program command can be used to program a value to one address in the memory array at a time. The command requires four Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

If the address falls in a protected block then the Program command is ignored, the data remains unchanged. The Status Register is never read and no error condition is given.

During the program operation the memory will ignore all commands. It is not possible to issue any command to abort or pause the operation. Typical program times are given in Table 4. Bus Read operations during the program operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the program operation has completed the memory will return to the Read mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

Note that the Program command cannot change a bit set at '0' back to '1'. One of the Erase Commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

**Unlock Bypass Command.** The Unlock Bypass command is used in conjunction with the Unlock Bypass Program command to program the memory. When the cycle time to the device is long (as with some EPROM programmers) considerable time saving can be made by using these commands. Three Bus Write operations are required to issue the Unlock Bypass command.

Once the Unlock Bypass command has been issued the memory will only accept the Unlock Bypass Program command and the Unlock Bypass Reset command. The memory can be read as if in Read mode.

**Unlock Bypass Program Command.** The Unlock Bypass Program command can be used to program one address in the memory array at a time. The command requires two Bus Write operations, the final write operation latches the address and data in the internal state machine and starts the Program/Erase Controller.

The Program operation using the Unlock Bypass Program command behaves identically to the Program operation using the Program command. A protected block cannot be programmed; the operation cannot be aborted and the Status Register is read. Errors must be reset using the Read/Reset command, which leaves the device in Unlock Bypass Mode. See the Program command for details on the behavior.

**Unlock Bypass Reset Command.** The Unlock Bypass Reset command can be used to return to Read/Reset mode from Unlock Bypass Mode. Two Bus Write operations are required to issue the Unlock Bypass Reset command. Read/Reset

command does not exit from Unlock Bypass Mode.

**Chip Erase Command.** The Chip Erase command can be used to erase the entire chip. Six Bus Write operations are required to issue the Chip Erase Command and start the Program/Erase Controller.

If any blocks are protected then these are ignored and all the other blocks are erased. If all of the blocks are protected the Chip Erase operation appears to start but will terminate within about 100 $\mu$ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the erase operation the memory will ignore all commands, including the Erase Suspend command. It is not possible to issue any command to abort the operation. Typical chip erase times are given in Table 4. All Bus Read operations during the Chip Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Chip Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read Mode.

The Chip Erase Command sets all of the bits in unprotected blocks of the memory to '1'. All previous data is lost.

**Block Erase Command.** The Block Erase command can be used to erase a list of one or more blocks. Six Bus Write operations are required to select the first block in the list. Each additional block in the list can be selected by repeating the sixth Bus Write operation using the address of the additional block. The Block Erase operation starts the Program/Erase Controller about 50 $\mu$ s after the last Bus Write operation. Once the Program/Erase Controller starts it is not possible to select any more blocks. Each additional block must therefore be selected within 50 $\mu$ s of the last block. The 50 $\mu$ s timer restarts when an additional block is selected. The Status Register can be read after the sixth

Bus Write operation. See the Status Register section for details on how to identify if the Program/Erase Controller has started the Block Erase operation.

If any selected blocks are protected then these are ignored and all the other selected blocks are erased. If all of the selected blocks are protected the Block Erase operation appears to start but will terminate within about 100 $\mu$ s, leaving the data unchanged. No error condition is given when protected blocks are ignored.

During the Block Erase operation the memory will ignore all commands except the Erase Suspend command. Typical block erase times are given in Table 4. All Bus Read operations during the Block Erase operation will output the Status Register on the Data Inputs/Outputs. See the section on the Status Register for more details.

After the Block Erase operation has completed the memory will return to the Read Mode, unless an error has occurred. When an error occurs the memory will continue to output the Status Register. A Read/Reset command must be issued to reset the error condition and return to Read mode.

The Block Erase Command sets all of the bits in the unprotected selected blocks to '1'. All previous data in the selected blocks is lost.

**Erase Suspend Command.** The Erase Suspend Command may be used to temporarily suspend a Block Erase operation and return the memory to Read mode. The command requires one Bus Write operation.

The Program/Erase Controller will suspend within 15 $\mu$ s of the Erase Suspend Command being issued. Once the Program/Erase Controller has stopped the memory will be set to Read mode and the Erase will be suspended. If the Erase Suspend command is issued during the period when the memory is waiting for an additional block (before the Program/Erase Controller starts) then the Erase is suspended immediately and will start immediately when the Erase Resume Command is issued. It is not possible to select any further blocks to erase after the Erase Resume.

During Erase Suspend it is possible to Read and Program cells in blocks that are not being erased; both Read and Program operations behave as normal on these blocks. If any attempt is made to program in a protected block or in the suspended block then the Program command is ignored and the data remains unchanged. The Status Register is not read and no error condition is given. Reading from blocks that are being erased will output the Status Register.

It is also possible to issue the Auto Select, Read CFI Query and Unlock Bypass commands during an Erase Suspend. The Read/Reset command must be issued to return the device to Read Array mode before the Resume command will be accepted.

**Erase Resume Command.** The Erase Resume command must be used to restart the Program/Erase Controller after an Erase Suspend. The device must be in Read Array mode before the Resume command will be accepted. An erase can be suspended and resumed more than once.

**Read CFI Query Command.** The Read CFI Query Command is used to read data from the Common Flash Interface (CFI) Memory Area. This

command is valid when the device is in the Read Array mode, or when the device is in Autoselected mode.

One Bus Write cycle is required to issue the Read CFI Query Command. Once the command is issued subsequent Bus Read operations read from the Common Flash Interface Memory Area.

The Read/Reset command must be issued to return the device to the previous mode (the Read Array mode or Autoselected mode). A second Read/Reset command would be needed if the device is to be put in the Read Array mode from Autoselected mode.

See Appendix B, Tables 17, 18, 19, 20, 21 and 22 for details on the information contained in the Common Flash Interface (CFI) memory area.

**Block Protect and Chip Unprotect Commands.** Groups of blocks can be protected against accidental Program or Erase. The Protection Groups are shown in Appendix A, Table 16. The whole chip can be unprotected to allow the data inside the blocks to be changed.

Block Protect and Chip Unprotect operations are described in Appendix C.

**Table 3. Commands**

Command	Length	Bus Write Operations											
		1st		2nd		3rd		4th		5th		6th	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset	1	X	F0										
	3	555	AA	2AA	55	X	F0						
Auto Select	3	555	AA	2AA	55	555	90						
Program	4	555	AA	2AA	55	555	A0	PA	PD				
Unlock Bypass	3	555	AA	2AA	55	555	20						
Unlock Bypass Program	2	X	A0	PA	PD								
Unlock Bypass Reset	2	X	90	X	00								
Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Block Erase	6+	555	AA	2AA	55	555	80	555	AA	2AA	55	BA	30
Erase Suspend	1	X	B0										
Erase Resume	1	X	30										
Read CFI Query	1	55	98										

Note: X Don't Care, PA Program Address, PD Program Data, BA Any address in the Block. All values in the table are in hexadecimal.

**Table 4. Program, Erase Times and Program, Erase Endurance Cycles**

Parameter	Min	Typ <sup>(1,2)</sup>	Max <sup>(2)</sup>	Unit
Chip Erase		40	200 <sup>(3)</sup>	s
Block Erase (64 Kbytes)		0.8	6 <sup>(4)</sup>	s
Erase Suspend Latency Time		30		μs
Program (Byte)		10	200 <sup>(3)</sup>	μs
Chip Program (Byte by Byte)		40	200 <sup>(3)</sup>	s
Program/Erase Cycles (per Block)	100,000			cycles
Data Retention	20			years

Note: 1. Typical values measured at room temperature and nominal voltages.

2. Sampled, but not 100% tested.

3. Maximum value measured at worst case for both temperature and V<sub>CC</sub> after 100,000 Program/Erase Cycles.

4. Maximum value measured at worst case for both temperature and V<sub>CC</sub>.

## STATUS REGISTER

Bus Read operations from any address always read the Status Register during Program and Erase operations. It is also read during Erase Suspend when an address within a block being erased is accessed.

The bits in the Status Register are summarized in Table 5, Status Register Bits.

**Data Polling Bit (DQ7).** The Data Polling Bit can be used to identify whether the Program/Erase Controller has successfully completed its operation or if it has responded to an Erase Suspend. The Data Polling Bit is output on DQ7 when the Status Register is read.

During Program operations the Data Polling Bit outputs the complement of the bit being programmed to DQ7. After successful completion of the Program operation the memory returns to Read mode and Bus Read operations from the address just programmed output DQ7, not its complement.

During Erase operations the Data Polling Bit outputs '0', the complement of the erased state of DQ7. After successful completion of the Erase operation the memory returns to Read Mode.

In Erase Suspend mode the Data Polling Bit will output a '1' during a Bus Read operation within a block being erased. The Data Polling Bit will change from a '0' to a '1' when the Program/Erase Controller has suspended the Erase operation.

Figure 5, Data Polling Flowchart, gives an example of how to use the Data Polling Bit. A Valid Address is the address being programmed or an address within the block being erased.

**Toggle Bit (DQ6).** The Toggle Bit can be used to identify whether the Program/Erase Controller has

successfully completed its operation or if it has responded to an Erase Suspend. The Toggle Bit is output on DQ6 when the Status Register is read.

During Program and Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations at any address. After successful completion of the operation the memory returns to Read mode.

During Erase Suspend mode the Toggle Bit will output when addressing a cell within a block being erased. The Toggle Bit will stop toggling when the Program/Erase Controller has suspended the Erase operation.

If any attempt is made to erase a protected block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 100μs. If any attempt is made to program a protected block or a suspended block, the operation is aborted, no error is signalled and DQ6 toggles for approximately 1μs.

Figure 6, Data Toggle Flowchart, gives an example of how to use the Data Toggle Bit.

**Error Bit (DQ5).** The Error Bit can be used to identify errors detected by the Program/Erase Controller. The Error Bit is set to '1' when a Program, Block Erase or Chip Erase operation fails to write the correct data to the memory. If the Error Bit is set a Read/Reset command must be issued before other commands are issued. The Error bit is output on DQ5 when the Status Register is read.

Note that the Program command cannot change a bit set to '0' back to '1' and attempting to do so will set DQ5 to '1'. A Bus Read operation to that address will show the bit is still '0'. One of the Erase

commands must be used to set all the bits in a block or in the whole memory from '0' to '1'.

**Erase Timer Bit (DQ3).** The Erase Timer Bit can be used to identify the start of Program/Erase Controller operation during a Block Erase command. Once the Program/Erase Controller starts erasing the Erase Timer Bit is set to '1'. Before the Program/Erase Controller starts the Erase Timer Bit is set to '0' and additional blocks to be erased may be written to the Command Interface. The Erase Timer Bit is output on DQ3 when the Status Register is read.

**Alternative Toggle Bit (DQ2).** The Alternative Toggle Bit can be used to monitor the Program/Erase controller during Erase operations. The Alternative Toggle Bit is output on DQ2 when the Status Register is read.

During Chip Erase and Block Erase operations the Toggle Bit changes from '0' to '1' to '0', etc., with successive Bus Read operations from addresses

within the blocks being erased. A protected block is treated the same as a block not being erased. Once the operation completes the memory returns to Read mode.

During Erase Suspend the Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read operations from addresses within the blocks being erased. Bus Read operations to addresses within blocks not being erased will output the memory cell data as if in Read mode.

After an Erase operation that causes the Error Bit to be set the Alternative Toggle Bit can be used to identify which block or blocks have caused the error. The Alternative Toggle Bit changes from '0' to '1' to '0', etc. with successive Bus Read Operations from addresses within blocks that have not erased correctly. The Alternative Toggle Bit does not change if the addressed block has erased correctly.

**Table 5. Status Register Bits**

Operation	Address	DQ7	DQ6	DQ5	DQ3	DQ2	RB
Program	Any Address	$\overline{\text{DQ7}}$	Toggle	0	–	–	0
Program During Erase Suspend	Any Address	$\overline{\text{DQ7}}$	Toggle	0	–	–	0
Program Error	Any Address	$\overline{\text{DQ7}}$	Toggle	1	–	–	0
Chip Erase	Any Address	0	Toggle	0	1	Toggle	0
Block Erase before timeout	Erasing Block	0	Toggle	0	0	Toggle	0
	Non-Erasing Block	0	Toggle	0	0	No Toggle	0
Block Erase	Erasing Block	0	Toggle	0	1	Toggle	0
	Non-Erasing Block	0	Toggle	0	1	No Toggle	0
Erase Suspend	Erasing Block	1	No Toggle	0	–	Toggle	1
	Non-Erasing Block	Data read as normal					1
Erase Error	Good Block Address	0	Toggle	1	1	No Toggle	0
	Faulty Block Address	0	Toggle	1	1	Toggle	0

Note: Unspecified data bits should be ignored.

Figure 5. Data Polling Flowchart





Figure 6. Data Toggle Flowchart



**MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. These are stress ratings only and operation of the device at

these or any other conditions above those indicated in the Operating sections of this specification is not implied. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 6. Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Unit
$T_{BIAS}$	Temperature Under Bias	-50	125	°C
$T_{STG}$	Storage Temperature	-65	150	°C
$V_{IO}$	Input or Output Voltage <sup>(1)</sup>	-0.6	$V_{CC} + 0.6$	V
$V_{CC}$	Supply Voltage	-0.6	6	V
$V_{ID}$	Identification Voltage	-0.6	13.5	V

Note: 1. Minimum Voltage may undershoot to -2V or overshoot to  $V_{CC} + 2V$  during transition for a maximum of 20ns.

## DC AND AC PARAMETERS


This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measurement

Conditions summarized in Table 7, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.


**Table 7. Operating and AC Measurement Conditions**

Parameter	M29F032D		Unit	
	70			
	Min	Max		
V <sub>CC</sub> Supply Voltage	4.5	5.5	V	
Ambient Operating Temperature	-40	85	°C	
Load Capacitance (C <sub>L</sub> )	100		pF	
Input Rise and Fall Times		10	ns	
Input Pulse Voltages	0.45 to 2.4		V	
Input and Output Timing Ref. Voltages	0.8 and 2.0		V	

**Figure 7. AC Measurement I/O Waveform**



**Figure 8. AC Measurement Load Circuit**



**Table 8. Device Capacitance**

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V		6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V		12	pF

Note: Sampled only, not 100% tested.

Table 9. DC Characteristics

Symbol	Parameter	Test Condition	Min	Max	Unit
$I_{LI}$	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		$\pm 1$	$\mu A$
$I_{LO}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		$\pm 1$	$\mu A$
$I_{CC1}$	Supply Current (Read)	$\bar{E} = V_{IL}, \bar{G} = V_{IH}, f = 6MHz$		20	mA
$I_{CC2}$	Supply Current (Standby) TTL	$\bar{E} = V_{IH}$		1	mA
$I_{CC3}$	Supply Current (Standby) CMOS	$\bar{E} = V_{CC} \pm 0.2V, \bar{RP} = V_{CC} \pm 0.2V$		150	$\mu A$
$I_{CC4}^{(1)}$	Supply Current (Program/Erase)	Program/Erase Controller active		20	mA
$V_{IL}$	Input Low Voltage		-0.5	0.8	V
$V_{IH}$	Input High Voltage		2	$V_{CC} + 0.5$	V
$V_{OL}$	Output Low Voltage	$I_{OL} = 5.8mA$		0.45	V
$V_{OH}$	Output High Voltage TTL	$I_{OH} = -2.5mA$	2.4		V
	Output High Voltage CMOS	$I_{OH} = -100\mu A$	$V_{CC} - 0.4$		V
$V_{ID}$	Identification Voltage		11.5	12.5	V
$I_{ID}$	Identification Current	$A9 = V_{ID}$		100	$\mu A$
$V_{LKO}^{(1)}$	Program/Erase Lockout Supply Voltage		3.2	4.2	V

Note: 1. Sampled only, not 100% tested.

Figure 9. Read AC Waveforms




Table 10. Read AC Characteristics

Symbol	Alt	Parameter	Test Condition		M29F032D 70	Unit
tAVAV	t <sub>RC</sub>	Address Valid to Next Address Valid	$\bar{E} = V_{IL}$ , $G = V_{IL}$	Min	70	ns
tAVQV	t <sub>ACC</sub>	Address Valid to Output Valid	$\bar{E} = V_{IL}$ , $G = V_{IL}$	Max	70	ns
tELQX <sup>(1)</sup>	t <sub>LZ</sub>	Chip Enable Low to Output Transition	$\bar{G} = V_{IL}$	Min	0	ns
tELQV	t <sub>CE</sub>	Chip Enable Low to Output Valid	$\bar{G} = V_{IL}$	Max	70	ns
tGLQX <sup>(1)</sup>	t <sub>OLZ</sub>	Output Enable Low to Output Transition	$\bar{E} = V_{IL}$	Min	0	ns
tGLQV	t <sub>OE</sub>	Output Enable Low to Output Valid	$\bar{E} = V_{IL}$	Max	30	ns
tEHQZ <sup>(1)</sup>	t <sub>Hz</sub>	Chip Enable High to Output Hi-Z	$\bar{G} = V_{IL}$	Max	20	ns
tGHQZ <sup>(1)</sup>	t <sub>DF</sub>	Output Enable High to Output Hi-Z	$\bar{E} = V_{IL}$	Max	20	ns
tEHQX tGHQX tAXQX	t <sub>OH</sub>	Chip Enable, Output Enable or Address Transition to Output Transition		Min	0	ns

Note: 1. Sampled only, not 100% tested.

Figure 10. Write AC Waveforms, Write Enable Controlled




Table 11. Write AC Characteristics, Write Enable Controlled

Symbol	Alt	Parameter	M29F032D		Unit
			70		
tAVAV	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	70	ns
t <sub>ELWL</sub>	t <sub>CS</sub>	Chip Enable Low to Write Enable Low	Min	0	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	Min	45	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Input Valid to Write Enable High	Min	45	ns
t <sub>WDHX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	Min	0	ns
t <sub>WHEH</sub>	t <sub>CH</sub>	Write Enable High to Chip Enable High	Min	0	ns
t <sub>WHL</sub>	t <sub>WPH</sub>	Write Enable High to Write Enable Low	Min	20	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Valid to Write Enable Low	Min	0	ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Write Enable Low to Address Transition	Min	45	ns
t <sub>GHWL</sub>		Output Enable High to Write Enable Low	Min	0	ns
t <sub>WHGL</sub>	t <sub>OEH</sub>	Write Enable High to Output Enable Low	Min	0	ns
t <sub>WHRL</sub> <sup>(1)</sup>	t <sub>BUSY</sub>	Program/Erase Valid to RB Low	Max	30	ns
t <sub>VCHEL</sub>	t <sub>VCS</sub>	Vcc High to Chip Enable Low	Min	50	μs

Note: 1. Sampled only, not 100% tested.

Figure 11. Write AC Waveforms, Chip Enable Controlled




Table 12. Write AC Characteristics, Chip Enable Controlled

Symbol	Alt	Parameter	M29F032D		Unit
			70		
tAVAV	t <sub>WC</sub>	Address Valid to Next Address Valid	Min	70	ns
tWLEL	t <sub>WS</sub>	Write Enable Low to Chip Enable Low	Min	0	ns
tELEH	t <sub>CP</sub>	Chip Enable Low to Chip Enable High	Min	45	ns
tDVEH	t <sub>DS</sub>	Input Valid to Chip Enable High	Min	45	ns
tEHDX	t <sub>DH</sub>	Chip Enable High to Input Transition	Min	0	ns
tEHWL	t <sub>WH</sub>	Chip Enable High to Write Enable High	Min	0	ns
tEHHL	t <sub>CPL</sub>	Chip Enable High to Chip Enable Low	Min	20	ns
tAVEL	t <sub>AS</sub>	Address Valid to Chip Enable Low	Min	0	ns
tELAX	t <sub>AH</sub>	Chip Enable Low to Address Transition	Min	45	ns
tGHEL		Output Enable High Chip Enable Low	Min	0	ns
tEHGL	t <sub>OEH</sub>	Chip Enable High to Output Enable Low	Min	0	ns
tEHRL <sup>(1)</sup>	t <sub>BUSY</sub>	Program/Erase Valid to RB Low	Max	30	ns
tVCHWL	t <sub>VCS</sub>	Vcc High to Write Enable Low	Min	50	μs

Note: 1. Sampled only, not 100% tested.

Figure 12. Reset/Block Temporary Unprotect AC Waveforms





Table 13. Reset/Block Temporary Unprotect AC Characteristics

Symbol	Alt	Parameter	M29F032D		Unit
			70		
$t_{PHWL}^{(1)}$ $t_{PHEL}^{(1)}$ $t_{PHGL}^{(1)}$	$t_{RH}$	$\overline{RP}$ High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	50	ns
$t_{RHWL}^{(1)}$ $t_{RHEL}^{(1)}$ $t_{RHGL}^{(1)}$	$t_{RB}$	$\overline{RB}$ High to Write Enable Low, Chip Enable Low, Output Enable Low	Min	0	ns
$t_{PLPX}$	$t_{RP}$	$\overline{RP}$ Pulse Width	Min	500	ns
$t_{PLYH}^{(1)}$	$t_{READY}$	$\overline{RP}$ Low to Read Mode	Max	10	$\mu$ s
$t_{PHPHH}^{(1)}$	$t_{VIDR}$	$\overline{RP}$ Rise Time to $V_{ID}$	Min	500	ns
$t_{VHH}^{(1)}$		$V_{HH}$ Rise and Fall Time	Min	250	ns

Note: 1. Sampled only, not 100% tested.

## PACKAGE MECHANICAL

Figure 13. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Outline



Note: Drawing is not to scale.

Table 14. TSOP40 – 40 lead Plastic Thin Small Outline, 10 x 20mm, Package Mechanical Data

Symbol	millimeters			inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.050	0.150		0.0020	0.0059
A2		0.950	1.050		0.0374	0.0413
B		0.170	0.270		0.0067	0.0106
C		0.100	0.210		0.0039	0.0083
D		19.800	20.200		0.7795	0.7953
D1		18.300	18.500		0.7205	0.7283
E		9.900	10.100		0.3898	0.3976
e	0.500	–	–	0.0197	–	–
L		0.500	0.700		0.0197	0.0276
$\alpha$		0°	5°		0°	5°
N		40			40	
CP			0.100			0.0039

## PART NUMBERING

**Table 15. Ordering Information Scheme**

Example:

M29F032D

70 N 6 T

**Device Type**

M29

**Operating Voltage**

F =  $V_{CC} = 5V \pm 10\%$

**Device Function**

032D = 32 Mbit (x8), Uniform Block

**Speed**

70 = 70 ns

**Package**

N = TSOP40: 10 x 20 mm

**Temperature Range**

1 = 0 to 70 °C

6 = -40 to 85 °C

**Option**

Blank = Standard Packing

T = Tape & Reel Packing

Devices are shipped from the factory with the memory content bits erased to '1'.

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

## APPENDIX A. BLOCK ADDRESS TABLE

Table 16. Block Addresses, M29F032D

#	Size, KByte	Address Range	Protection Group
63	64	3F0000h-3FFFFFh	15
62	64	3E0000h-3EFFFFh	
61	64	3D0000h-3DFFFFh	
60	64	3C0000h-3CFFFFh	
59	64	3B0000h-3BFFFFh	
58	64	3A0000h-3AFFFFh	
57	64	390000h-39FFFFh	
56	64	380000h-18FFFFh	
55	64	370000h-37FFFFh	
54	64	360000h-36FFFFh	
53	64	350000h-35FFFFh	
52	64	340000h-34FFFFh	
51	64	330000h-33FFFFh	
50	64	320000h-32FFFFh	12
49	64	310000h-31FFFFh	
48	64	300000h-30FFFFh	
47	64	2F0000h-2FFFFFh	
46	64	2E0000h-2EFFFFh	
45	64	2D0000h-2DFFFFh	
44	64	2C0000h-2CFFFFh	
43	64	2B0000h-2BFFFFh	
42	64	2A0000h-2AFFFFh	
41	64	290000h-29FFFFh	
40	64	280000h-28FFFFh	
39	64	270000h-27FFFFh	9
38	64	260000h-26FFFFh	
37	64	250000h-25FFFFh	
36	64	240000h-24FFFFh	
35	64	230000h-23FFFFh	
34	64	220000h-22FFFFh	
33	64	210000h-21FFFFh	
32	64	200000h-20FFFFh	

31	64	1F0000h-1FFFFFh	7
30	64	1E0000h-1EFFFFh	
29	64	1D0000h-1DFFFFh	
28	64	1C0000h-1CFFFFh	
27	64	1B0000h-1BFFFFh	
26	64	1A0000h-1AFFFFh	
25	64	190000h-19FFFFh	
24	64	180000h-18FFFFh	6
23	64	170000h-17FFFFh	
22	64	160000h-16FFFFh	
21	64	150000h-15FFFFh	
20	64	140000h-14FFFFh	
19	64	130000h-13FFFFh	
18	64	120000h-12FFFFh	4
17	64	110000h-11FFFFh	
16	64	100000h-10FFFFh	
15	64	0F0000h-0FFFFFh	
14	64	0E0000h-0EFFFFh	3
13	64	0D0000h-0DFFFFh	
12	64	0C0000h-0CFFFFh	
11	64	0B0000h-0BFFFFh	
10	64	0A0000h-0AFFFFh	2
9	64	090000h-09FFFFh	
8	64	080000h-08FFFFh	
7	64	070000h-07FFFFh	1
6	64	060000h-06FFFFh	
5	64	050000h-05FFFFh	
4	64	040000h-04FFFFh	
3	64	030000h-03FFFFh	0
2	64	020000h-02FFFFh	
1	64	010000h-01FFFFh	
0	64	000000h-00FFFFh	

**APPENDIX B. COMMON FLASH INTERFACE (CFI)**

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the CFI Query Command is issued the device enters CFI Query mode and the data structure

is read from the memory. Tables 17, 18, 19, 20, 21 and 22 show the addresses used to retrieve the data.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Table 22, Security Code area). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read command to return to Read mode.

**Table 17. Query Structure Overview**

Address	Sub-section Name	Description
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
40h	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
61h	Security Code Area	64 bit unique device number

Note: Query data are always presented on the lowest order data outputs.

**Table 18. CFI Query Identification String**

Address	Data	Description	Value
10h	51h		"Q"
11h	52h	Query Unique ASCII String "QRY"	"R"
12h	59h		"Y"
13h	02h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code defining a specific algorithm	AMD Compatible
14h	00h		
15h	40h	Address for Primary Algorithm extended Query table (see Table 20)	P = 40h
16h	00h		
17h	00h	Alternate Vendor Command Set and Control Interface ID Code second vendor - specified algorithm supported	NA
18h	00h		
19h	00h	Address for Alternate Algorithm extended Query table	NA
1Ah	00h		

Table 19. CFI Query System Interface Information

Address	Data	Description	Value
1Bh	45h	V <sub>CC</sub> Logic Supply Minimum Program/Erase voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV	4.5V
1Ch	55h	V <sub>CC</sub> Logic Supply Maximum Program/Erase voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV	5.5V
1Dh	00h	V <sub>PP</sub> [Programming] Supply Minimum Program/Erase voltage 00h not supported	NA
1Eh	00h	V <sub>PP</sub> [Programming] Supply Maximum Program/Erase voltage 00h not supported	NA
1Fh	04h	Typical timeout per single byte program = 2 <sup>n</sup> $\mu$ s	16 $\mu$ s
20h	00h	Typical timeout for minimum size write buffer program = 2 <sup>n</sup> $\mu$ s	NA
21h	0Ah	Typical timeout per individual block erase = 2 <sup>n</sup> ms	1s
22h	00h	Typical timeout for full chip erase = 2 <sup>n</sup> ms	see note (1)
23h	04h	Maximum timeout for byte program = 2 <sup>n</sup> times typical	256 $\mu$ s
24h	00h	Maximum timeout for write buffer program = 2 <sup>n</sup> times typical	NA
25h	03h	Maximum timeout per individual block erase = 2 <sup>n</sup> times typical	8s
26h	00h	Maximum timeout for chip erase = 2 <sup>n</sup> times typical	see note (1)

Note: 1. Not supported in the CFI

**Table 20. Device Geometry Definition**

Address	Data	Description	Value
27h	16h	Device Size = $2^n$ in number of bytes	4 MByte
28h 29h	00h 00h	Flash Device Interface Code description	x8 only Async.
2Ah 2Bh	00h 00h	Maximum number of bytes in multi-byte program or page = $2^n$	NA
2Ch	01h	Number of Erase Block Regions within the device. It specifies the number of regions within the device containing contiguous Erase Blocks of the same size.	1
2Dh 2Eh	3Fh 00h	Region 1 Information Number of identical size erase block = 003Fh+1	64
2Fh 30h	00h 01h	Region 1 Information Block size in Region 1 = 0100h * 256 byte	64 Kbyte

**Table 21. Primary Algorithm-Specific Extended Query Table**

Address	Data	Description	Value
40h	50h		"P"
41h	52h	Primary Algorithm extended Query table unique ASCII string "PRI"	"R"
42h	49h		"I"
43h	31h	Major version number, ASCII	"1"
44h	30h	Minor version number, ASCII	"0"
45h	00h	Address Sensitive Unlock (bits 1 to 0) 00 = required, 01 = not required Silicon Revision Number (bits 7 to 2)	Yes
46h	02h	Erase Suspend 00 = not supported, 01 = Read only, 02 = Read and Write	2
47h	04h	Block Protection 00 = not supported, x = number of blocks per group	4
48h	01h	Temporary Block Unprotect 00 = not supported, 01 = supported	yes
49h	04h	Block Protect /Unprotect 04 = M29W400B mode	4
4Ah	00h	Simultaneous Operations, 00 = not supported	No
4Bh	00h	Burst Mode, 00 = not supported, 01 = supported	No
4Ch	00h	Page Mode, 00 = not supported, 01 = 4 page word, 02 = 8 page word	No

**Table 22. Security Code Area**

Address	Data	Description
61h	XX	
62h	XX	
63h	XX	
64h	XX	
65h	XX	64 bit: unique device number
66h	XX	
67h	XX	
68h	XX	

## APPENDIX C. BLOCK PROTECTION

Block protection can be used to prevent any operation from modifying the data stored in the memory. The blocks are protected in groups, refer to Appendix A, Table 16 for details of the Protection Groups. Once protected, Program and Erase operations within the protected group fail to change the data.

There are three techniques that can be used to control Block Protection, these are the Programmer technique, the In-System technique and Temporary Unprotection. Temporary Unprotection is controlled by the Reset/Block Temporary Unprotection pin, RP; this is described in the Signal Descriptions section.

To protect the Extended Block issue the Enter Extended Block command and then use either the Programmer or In-System technique. Once protected issue the Exit Extended Block command to return to read mode. The Extended Block protection is irreversible, once protected the protection cannot be undone.

### Programmer Technique

The Programmer technique uses high ( $V_{ID}$ ) voltage levels on some of the bus pins. These cannot be achieved using a standard microprocessor bus, therefore the technique is recommended only for use in Programming Equipment.

To protect a group of blocks follow the flowchart in Figure 14, Programmer Equipment Block Protect Flowchart. To unprotect the whole chip it is necessary to protect all of the groups first, then all groups can be unprotected at the same time. To unprotect the chip follow Figure 15, Programmer Equipment Chip Unprotect Flowchart. Table 23,

Programmer Technique Bus Operations, gives a summary of each operation.

The timing on these flowcharts is critical. Care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. Do not abort the procedure before reaching the end. Chip Unprotect can take several seconds and a user message should be provided to show that the operation is progressing.

### In-System Technique

The In-System technique requires a high voltage level on the Reset/Blocks Temporary Unprotect pin, RP. This can be achieved without violating the maximum ratings of the components on the microprocessor bus, therefore this technique is suitable for use after the memory has been fitted to the system.

To protect a group of blocks follow the flowchart in Figure 16, In-System Block Protect Flowchart. To unprotect the whole chip it is necessary to protect all of the groups first, then all the groups can be unprotected at the same time. To unprotect the chip follow Figure 17, In-System Chip Unprotect Flowchart.


The timing on these flowcharts is critical. Care should be taken to ensure that, where a pause is specified, it is followed as closely as possible. Do not allow the microprocessor to service interrupts that will upset the timing and do not abort the procedure before reaching the end. Chip Unprotect can take several seconds and a user message should be provided to show that the operation is progressing.

**Table 23. Programmer Technique Bus Operations,  $BYTE = V_{IH}$  or  $V_{IL}$**

Operation	$\overline{E}$	$\overline{G}$	$\overline{W}$	Address Inputs A0-A21	Data Inputs/Outputs DQ15A-1, DQ14-DQ0
Block (Group) Protect <sup>(1)</sup>	$V_{IL}$	$V_{ID}$	$V_{IL}$ Pulse	$A9 = V_{ID}$ , A12-A21 Block Address Others = X	X
Chip Unprotect	$V_{ID}$	$V_{ID}$	$V_{IL}$ Pulse	$A9 = V_{ID}$ , A12 = $V_{IH}$ , A15 = $V_{IH}$ Others = X	X
Block (Group) Protection Verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	$A0 = V_{IL}$ , A1 = $V_{IH}$ , A6 = $V_{IL}$ , A9 = $V_{ID}$ , A12-A21 Block Address Others = X	Pass = XX01h Retry = XX00h
Block (Group) Unprotection Verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	$A0 = V_{IL}$ , A1 = $V_{IH}$ , A6 = $V_{IH}$ , A9 = $V_{ID}$ , A12-A21 Block Address Others = X	Retry = XX01h Pass = XX00h

Note: 1. Block Protection Groups are shown in Appendix A, Table 16.


Figure 14. Programmer Equipment Group Protect Flowchart



Note: Block Protection Groups are shown in Appendix A, Table 16.


AI05574

Figure 15. Programmer Equipment Chip Unprotect Flowchart



Note: Block Protection Groups are shown in Appendix A, Table 16.


Figure 16. In-System Equipment Group Protect Flowchart



AI05576

Note: Block Protection Groups are shown in Appendix A, Table 16.

Figure 17. In-System Equipment Chip Unprotect Flowchart



Note: Block Protection Groups are shown in Appendix A, Table 16.

AI05577

## REVISION HISTORY

**Table 24. Document Revision History**

Date	Version	Revision Details
March-2001	-01	First Issue (Brief Data)
21-Jun-2001	-02	Document expanded to full Product Preview
14-Dec-2001	-03	55ns Speed Class removed, Block Protection Appendix added, CFI Table 21, address 2Fh data clarified, Read/Reset operation during Erase Suspend clarified.
05-Apr-2002	-04	Description of Ready/Busy signal clarified (and Figure 12 modified) Clarified allowable commands during block erase Clarified the mode the device returns to in the CFI Read Query command section
30-Sep-2003	-05	Notes 1 to 4 and Erase Suspend Latency Time and Data Retention parameters added in Table 4, Program, Erase Times and Program, Erase Endurance Cycles. Figure 6, Data Toggle Flowchart corrected. Standard Packing added in Table 15, Ordering Information Scheme.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

[www.st.com](http://www.st.com)