

FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER WITH/INTEGRATED FANOUT BUFFER

ICS843256

GENERAL DESCRIPTION



The ICS843256 is a Crystal-to-3.3V LVPECL Clock Synthesizer/Fanout Buffer designed for Fibre Channel and Gigabit Ethernet applications and is a member of the HiperClockS™ family of High Performance Clock Solutions from IDT. The output


frequency can be set using the frequency select pins and a 25MHz crystal for Ethernet frequencies, or a 19.44MHz crystal for SONET. The low phase noise characteristics of the ICS843256 make it an ideal clock for these demanding applications.

FEATURES

- Six 3.3V differential LVPECL output pairs
- Output frequency range: 62.5MHz to 625MHz
- Crystal input frequency range: 15.625MHz to 25.5MHz
- RMS phase jitter at 156.25MHz, using a 25MHz crystal (1.875MHz to 20MHz): 0.41ps (typical) @ 3.3V
- Operating supply modes: Core/Output 3.3V/3.3V 3.3V/2.5V
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


SELECT FUNCTION TABLE

	Inputs			Function		
FB_SEL	N_SEL1	N_SEL0	M Divide	N Divide	M/N	
0	0	0	25	1	25	
0	0	1	25	2	12.5	
0	1	0	25	4	6.25	
0	1	1	25	5	5	
1	0	0	32	1	32	
1	0	1	32	2	16	
1	1	0	32	4	8	
1	1	1	32	8	4	



1

PIN ASSIGNMENT



24-Lead TSSOP, E-Pad 4.40mm x 7.8mm x 0.92mm body package G Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	T	уре	Description
1, 2	V _{cco}	Power		Output supply pins.
3, 4	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
5, 6	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
7, 8	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.
9	PLL_BYPASS	Input	Pullup	Selects between the PLL and crystal inputs as the input to the dividers. When LOW, selects PLL. When HIGH, selects XTAL_IN, XTAL_OUT. LVCMOS / LVTTL interface levels.
10	V _{CCA}	Power		Analog supply pin.
11	V _{cc}	Power		Core supply pin.
12	FB_SEL	Input	Pulldown	Feedback frequency select pin. LVCMOS/LVTTL interface levels.
13, 14	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
15, 18	N_SEL0 N_SEL1	Input	Pullup	Output frequency select pin. LVCMOS/LVTTL interface levels.
16, 17	V _{EE}			Negative supply pin.
19, 20	nQ5, Q5	Output		Differential output pair. LVPECL interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.
23, 24	nQ3, Q3	Output	·	Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{PULLUP}	Input Pullup Resistor			51		kΩ

TABLE 3. CRYSTAL FUNCTION TABLE

	Input	s			Fund	ction	
XTAL (MHz)	FB_SEL	N_SEL1	N_SEL0	M	VCO (MHz)	N	Output (MHz)
20	0	0	0	25	500	1	500
20	0	0	1	25	500	2	250
20	0	1	0	25	500	4	125
20	0	1	1	25	500	5	100
21.25	0	1	1	25	531.25	5	106.25
24	0	0	0	25	600	1	600
24	0	0	1	25	600	2	300
24	0	1	0	25	600	4	150
24	0	1	1	25	600	5	120
25	0	0	0	25	625	1	625
25	0	0	1	25	625	2	312.5
25	0	1	0	25	625	4	156.25
25	0	1	1	25	625	5	125
25.5	0	1	0	25	637.5	4	159.375
15.625	1	1	1	32	500	8	62.5
18.5625	1	1	1	32	594	8	74.25
18.75	1	0	0	32	600	1	600
18.75	1	0	1	32	600	2	300
18.75	1	1	0	32	600	4	150
18.75	1	1	1	32	600	8	75
19.44	1	0	0	32	622.08	1	622.08
19.44	1	0	1	32	622.08	2	311.04
19.44	1	1	0	32	622.08	4	155.52
19.44	1	1	1	32	622.08	8	77.76
19.53125	1	0	0	32	625	1	625
19.53125	1	0	1	32	625	2	312.5
19.53125	1	1	0	32	625	4	156.25
19.53125	1	1	1	32	625	8	78.125
20	1	1	1	32	640	8	80

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{cc} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 37°C/W (0 mps) Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{cc} – 0.12	3.3	3.465	V
V _{cco}	Output Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				190	mA
I _{CCA}	Analog Supply Current				12	mA

Table 4B. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $V_{cco} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Core Supply Voltage		3.135	3.3	3.465	V
V _{CCA}	Analog Supply Voltage		V _{cc} – 0.12	3.3	3.465	V
V _{cco}	Output Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				190	mA
I _{CCA}	Analog Supply Current				12	mA

Table 4C. LVCMOS / LVTTL DC Characteristics, $V_{cc} = 3.3V \pm 5\%$, $V_{cco} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0°C to 70°C to

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage			2		V _{cc} + 0.3	V
V _{IL}	Input Low Voltage			-0.3		0.8	V
		FB_SEL	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I _{IH}	Input High Current	PLL_BYPASS, N_SEL0, N_SEL1	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
		FB_SEL	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Input Low Current	PLL_BYPASS, N_SEL0, N_SEL1	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ

 $\textbf{Table 4D. LVPECL DC Characteristics, } \ V_{\text{CC}} = 3.3 \text{V} \pm 5\%, \ V_{\text{CCO}} = 3.3 \text{V} \pm 5\% \ \text{or } 2.5 \text{V} \pm 5\%, \ \text{Ta} = 0^{\circ} \text{C} \ \text{to } 70^{\circ} \text{C}$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cco} - 1.4		V _{cco} - 0.9	٧
V _{OL}	Output Low Voltage; NOTE 1		V _{cco} - 2.0		V _{cco} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\!\scriptscriptstyle CCO}$ - 2V.

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		15.625		25.5	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6A. AC Characteristics, $V_{CC} = V_{CCO} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F _{OUT}	Output Frequency		62.5		625	MHz
	156.25MHz, Integration Range: 1.875MHz - 20MHz		0.41		ps	
<i>t</i> jit(∅)	RMS Phase Jitter (Random)	156.25MHz, Integration Range: 12kHz - 20MHz		0.85		ps
tsk(o)	Output Skew; NOTE 1, 2				40	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		650	ps
ada	Output Duty Ovolo	F _{OUT} ≤ 312.5MHz	47		53	%
odc	Output Duty Cycle	F _{OUT} > 312.5MHz	45		55	%
t _{LOCK}	PLL Lock Time				20	ms

See Parameter Measurement Information section.

NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential crossing points.


NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.

Table 6B. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO} = 2.5V \pm 5\%$, Ta = 0°C to 70°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
F _{out}	Output Frequency		62.5		625	MHz
	156.25MHz, Integration Range: 1.875MHz - 20MHz		0.41		ps	
tjit(∅)	RIMS Priase Jiller (Handom)	156.25MHz, Integration Range: 12kHz - 20MHz		0.85		ps
tsk(o)	Output Skew; NOTE 1, 2				45	ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	200		650	ps
odc	Output Duty Cycle		46		54	%
t _{LOCK}	PLL Lock Time				20	ms


For NOTES, please see Table 6A above.

Typical Phase Noise at 156.25MHz @ 3.3V



PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


-tsk(o)




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



OUTPUT SKEW



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



RMS PHASE JITTER

OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS843256 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. $V_{\rm CC}$, $V_{\rm CCA}$, and $V_{\rm CCO}$ should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10Ω resistor along with a $10\mu F$ and a $.01\mu F$ bypass capacitor should be connected to each $V_{\rm CCA}$ pin.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS843256 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3* The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω




FIGURE 4A. LVPECL OUTPUT TERMINATION

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to V_{cc} - 2V. For V_{cc} = 2.5V, the V_{cc} - 2V is very close to

ground level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843256. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS843256 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core) $_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 190mA = 658.35mW$
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 6 * 30mW = 180mW

Total Power $_{MAX}$ (3.465V, with all outputs switching) = 658;.35mW + 180mW = 838.35mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 $\theta_{\text{\tiny JA}}$ = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_{Δ} = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.838\text{W} * 37^{\circ}\text{C/W} = 101^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7B. THERMAL RESISTANCE θ FOR 24-PIN TSSOP, E-PAD FORCED CONVECTION

TABLE 13. THE IMAE TESISTANCE O _{JA} 1511 211 IN 16661, 2			
θ _{JA} by Velocity (N	leters per Sec	ond)	
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	37°C/W	31°C/W	30°C/W

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{cco} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CCO_MAX} - 0.9V$$

$$(V_{CCO_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CCO_MAX} - 1.7V$$

$$(V_{CCO_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{\text{OH_MAX}} - (V_{\text{CCO_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}) = [(2V - (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}))/R_{\text{L}}] * (V_{\text{CCO_MAX}} - V_{\text{OH_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{\tiny OL_MAX}} - (V_{\text{\tiny CCO_MAX}} - 2V))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}))/R_{\text{\tiny L}}] * (V_{\text{\tiny CCO_MAX}} - V_{\text{\tiny OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION


Table 8. $\theta_{_{\rm JA}} vs.$ Air Flow Table for 24 Lead TSSOP, E-Pad

θ _{JA} by Velocity (Meters per Second)						
	0	1	2.5			
Multi-Layer PCB, JEDEC Standard Test Boards	37°C/W	31°C/W	30°C/W			

TRANSISTOR COUNT

The transistor count for ICS843256 is: 3863

PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP, E-PAD








TABLE 9. PACKAGE DIMENSIONS


SYMBOL	Millimeters				
STIVIBUL	Minimum	Nominal	Maximum		
N	24				
А			1.10		
A1	0.05		0.15		
A2	0.85	0.90	0.95		
b	0.19		0.30		
b1	0.19	0.22	0.25		
С	0.09		0.20		
c1	0.09	0.127	0.16		
D	7.70	7.80	7.90		
E	6.40 BASIC				
E1	4.30	4.40	4.50		
е	0.65 BASIC				
L	0.50	0.60	0.70		
Р			5.0		
P1			3.2		
α	0°		8°		
aaa	0.076				
bbb	0.10				

Reference Document: JEDEC Publication 95, MO-153





DDD LEAD SIDES
TOPVIEW






TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS843256BG	ICS843256BG	24 Lead TSSOP, E-Pad	tube	0°C to 70°C
ICS843256BGT	ICS843256BG	24 Lead TSSOP, E-Pad	2500 tape & reel	0°C to 70°C
ICS843256BGLF	ICS843256BGLF	24 Lead "Lead-Free" TSSOP, E-Pad	tube	0°C to 70°C
ICS843256BGLFT	ICS843256BGLF	24 Lead "Lead-Free" TSSOP, E-Pad	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

