

Power Factor Correction Continuous Conduction Mode Controller

Features and Benefits

- Interleaved Discontinuous Conduction Mode (DCM) operation: low peak current, low ripple current, and low noise; for medium- to high-power applications
- Constant Voltage Mode control: no auxiliary windings required on inductors because of the built-in arithmetic circuit; achieves a simple PFC system
- Maximum on-time: 15 μ s (typ)
- Built-in Soft Start function: reduces stress on power devices at startup
- Built-in High Speed Response (HSR): suppression of output voltage changes during dynamic load transients
- Error Amplifier reference voltage: 3.5 V (typ)

Continued on the next page...


Package: SOP8



Description

The SSC2101S is a controller IC intended to implement a Discontinuous Conduction Mode (DCM) interleaved Power Factor Correction (PFC) circuit. Using the two-phase interleaved control incorporated in this IC, it is possible to achieve a low cost, high performance PFC system with low input/output ripple currents, low noise, and few external components.

Functional Block Diagram



Features and Benefits (continued)

- Protection Functions
 - Soft Overvoltage Protection (SOVP): output voltage reduction
 - Output Overvoltage Protection (OVP): gate drive on/off on a pulse-by-pulse basis, with auto-restart
 - Overcurrent Protection (OCP): dual-level OCP, with auto-restart
 - Output Open Loop Detection (OLD): switching operation stop and transition to standby mode
 - Open Terminal Protection (OTP): switching operation stop or output voltage reduction, during open condition on VFB, VIN, or IS terminals
 - Thermal Shutdown (TSD): auto-restart with hysteresis

Selection Guide


Part Number
SSC2101S

Absolute Maximum Ratings* $T_A = 25^\circ\text{C}$ unless otherwise specified

Characteristics	Symbol	Notes	Terminals	Rating	Unit
VCC Terminal Voltage	V_{CC}		4 – 6	–0.3 to 30	A
COMP Terminal Voltage	V_{COMP}		1 – 6	–0.3 to 5.5	A
VFB Terminal Voltage	V_{FB}		3 – 6	–0.3 to 5.5	V
VFB Terminal Current	I_{FB}		3 – 6	–1 to 1	mA
VIN Terminal Voltage	V_{IN}		2 – 6	–0.3 to 5.5	V
VIN Terminal Current	I_{IN}		2 – 6	–1 to 1	mA
IS Terminal Voltage	V_{IS}		8 – 6	–16.0 to 5.5	V
IS Terminal Current	I_{IS}		8 – 6	–1.75 to 1	mA
OUT2 Terminal Voltage	V_{OUT2}		5 – 6	–0.3 to 30	V
OUT1 Terminal Voltage	V_{OUT1}		7 – 6	–0.3 to 30	V
Operating Frame Temperature	T_{FOP}		–	–40 to 85	$^\circ\text{C}$
Storage Temperature	T_{stg}		–	–40 to 125	$^\circ\text{C}$
Junction Temperature	T_j		–	–40 to 125	$^\circ\text{C}$

*Current polarity is defined relative to the IC: sink as positive, source as negative.

Pin-out Diagram



Terminal List Table

Name	Number	Function
1	COMP	Error Amplifier output and phase compensation terminal
2	VIN	AC mains rectified voltage monitoring input terminal
3	VFB	Feedback control terminal, input for: Constant Voltage Mode control signal, Overvoltage Protection signal, and Open Loop Detection signal
4	VCC	IC power supply input terminal
5	OUT2	Gate drive 2 output terminal
6	GND	IC ground terminal
7	OUT1	Gate drive 1 output terminal
8	IS	Peak current detection signal input terminal

ELECTRICAL CHARACTERISTICS Valid at $T_A = 25^\circ\text{C}$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Terminals	Min.	Typ.	Max.	Unit
Power Supply Start-up Operation							
VCC Operation Start Voltage	$V_{CC(ON)}$		4 – 6	10.8	11.6	12.4	V
VCC Operation Stop Voltage	$V_{CC(OFF)}$		4 – 6	9.8	10.6	11.4	V
VCC Undervoltage Lockout Hysteresis	$V_{CC(HYS)}$		4 – 6	0.8	1.0	1.2	V
VCC Circuit Current in Pre-operation	$I_{CC(OFF)}$		4 – 6	–	40	100	μA
VCC Circuit Current in Operation	$I_{CC(ON)}$		4 – 6	–	11.0	15.0	mA
VCC Circuit Current During OVP	$I_{CC(OVP)}$		4 – 6	–	8.0	10.0	mA
VCC Circuit Current During Standby	$I_{CC(Standby)}$		4 – 6	–	100	200	μA
Oscillator Operation							
Maximum On-Time	t_{ONMAX}		7 – 6	14	15	16	μs
OUT1 to OUT2 On-Time Matching	t_{RATIO}		5 – 6 7 – 6	–5	0	5	%
OUT1 to OUT2 Phase Difference	Δ_{PHASE}		5 – 6 7 – 6	170	180	190	deg.
Protection Operation							
VFB Output Open Loop Stop Voltage	$V_{FB(OLDL)}$		3 – 6	0.46	0.50	0.54	V
VFB Output Open Loop Start Voltage	$V_{FB(OLDH)}$		3 – 6	0.64	0.70	0.76	V
VFB Output Overvoltage Protection Voltage	$V_{FB(OVP)}$		3 – 6	3.64	3.72	3.80	V
VFB Output Soft Overvoltage Protection Voltage	$V_{FB(SOVP)}$		3 – 6	3.60	3.68	3.76	V
IS Lower Overcurrent Protection Voltage	$V_{IS(OCPL)}$		8 – 6	–0.48	–0.42	–0.36	V
IS Upper Overcurrent Protection Voltage	$V_{IS(OCPH)}$		8 – 6	–0.62	–0.55	–0.48	V
COMP Sink Current During Protection Mode	$I_{COMP(SK)}$		1 – 6	80	100	120	μA
Upper Thermal Shutdown Protection Threshold Temperature	T_{JTSDH}	Not tested, guaranteed by design	–	150	–	–	$^\circ\text{C}$
Lower Thermal Shutdown Protection Threshold Temperature	T_{JTSDL}	Not tested, guaranteed by design	–	140	–	–	$^\circ\text{C}$
Thermal Shutdown Protection Hysteresis	$T_{JTSDHYS}$	Not tested, guaranteed by design	–	–	10	–	$^\circ\text{C}$
Error Amplifier Operation							
VFB Error Amplifier Reference Voltage	$V_{FB(REF)}$		3 – 6	3.4	3.5	3.6	V
VFB Error Amplifier Transconductance Gain	g_{mEA}		–	80	100	120	μS
COMP Error Amplifier Maximum Source Current	$I_{COMP(SO)}$		1 – 6	–36	–30	–24	μA
COMP Error Amplifier Maximum Output Voltage	$V_{COMP(MAX)}$		1 – 6	4.00	4.12	4.25	V
VFB High Speed Response Enable Voltage	$V_{FB(HSR)enable}$	Not tested, guaranteed by design	3 – 6	3.3	3.4	3.5	V

Continued on the next page...

ELECTRICAL CHARACTERISTICS (continued) Valid at $T_A = 25^\circ\text{C}$, unless otherwise specified

Characteristics	Symbol	Test Conditions	Terminals	Min.	Typ.	Max.	Unit
VFB High Speed Response Active Voltage	$V_{\text{FB(HSR)active}}$		3 – 6	3.1	3.2	3.3	V
COMP High Speed Response Source Current	$I_{\text{COMP(SOHSR)}}$		1 – 6	–120	–100	–80	μA
VFB Input Bias Current	$I_{\text{FB(bias)}}$		3 – 6	–	–	1.5	μA
COMP Voltage During Output Open Loop Detection	$V_{\text{COMP(OLD)}}$		1 – 6	0.7	0.9	1.1	V
Drive Circuit							
OUTx Gate Voltage (Low)	$V_{\text{OUT(L)}}$		5 – 6 7 – 6	–	–	0.3	V
OUTx Gate Voltage (High)	$V_{\text{OUT(H)}}$		5 – 6 7 – 6	–	10.2	–	V
OUTx Rise Time	t_r		5 – 6 7 – 6	–	70	–	ns
OUTx Fall Time	t_f		5 – 6 7 – 6	–	35	–	ns
OUTx Peak Source Current	$I_{\text{OUT(SO)}}$	Not tested, guaranteed by design	5 – 6 7 – 6	–	–0.5	–	A
OUTx Peak Sink Current	$I_{\text{OUT(SK)}}$	Not tested, guaranteed by design	5 – 6 7 – 6	–	0.5	–	A

*Current polarity is defined relative to the IC: sink as positive, source as negative.

Thermal Characteristics Valid at $T_A = 25^\circ\text{C}$

Characteristics	Symbol	Test Conditions	Terminals	Min.	Typ.	Max.	Unit
Package Thermal Resistance (Junction to Internal Leadframe)	$R_{\theta\text{JF}}$	Internal leadframe temperature (T_F) is measured at the root of pin 6, the GND terminal.	–	–	65	85	$^\circ\text{C/W}$

Functional Description

Interleaved Discontinuous Conduction Mode (DCM)

The well-known single-phase Discontinuous Conduction Mode (DCM) technique achieves low switching noise because the drain current increase starts at zero when a power MOSFET turns on, and the rate of drain current increase is not steep, as shown by the waveforms in Figure 1. However, the usable power level of single-phase DCM is limited by the very high input/output ripple currents that are generated.

The SSC2100 series provides two-phase interleaved DCM (see

Figure 2). This advanced technique incorporates two boost converters working together to cancel input ripple currents and to reduce output ripple currents. This result is based on a phase difference of 180° between the two converters.

Interleaved DCM also achieves a PFC system with lower switching noise and smaller input filter footprint in comparison to single-phase DCM. This is because reducing input/output ripple currents increases the filtering effectiveness of the EMI filter and also reduces switching noise.




Figure 1. External circuit and current waveforms for single-phase DCM




Figure 2. External circuit and current waveforms for two-phase interleaved DCM

Startup Operation

VCC is the external power supply input to the SSC2100 IC. The external circuit for the VCC terminal is shown in Figure 3.

When AC mains and VCC external voltage are applied, after the VFB terminal voltage increases to $V_{FB(OLDH)} = 0.7 \text{ V}$ (typ) or more and the VCC terminal voltage increases to $V_{CC(ON)} = 11.6 \text{ V}$ (typ) or more, the control circuit starts switching operation.

Note: One of the startup conditions is that the input voltage must reach 20% or more of the rated value for V_{OUT} . This value of V_{OUT} is equivalent to approximately $V_{FB(OLDH)} = 0.7 \text{ V}$ (typ).

When the VCC terminal voltage subsequently decreases to $V_{CC(OFF)} = 10.6 \text{ V}$ (typ) or less, the control circuit stops switching operation. It does so by enabling the UVLO (undervoltage lockout) circuit, and then reverting to the standby mode that is the state of the IC before startup.

When the VFB terminal voltage subsequently decreases to $V_{FB(OLDL)} = 0.5 \text{ V}$ (typ) or less, the control circuit stops switching operation and reverts to pre-startup standby mode, even if VCC terminal voltage has increased to $V_{CC(ON)}$ or more.

Because the regulation range of the VCC internal circuit is very wide, between $V_{CC(OFF)} = 11.4 \text{ V}$ (max) and the V_{CC} absolute maximum rating of 30 V (max), a wide input voltage range from the external power supply can be applied. The behaviors of ICC during startup and when switching is stopped are shown in Figure 4.




Figure 3. External circuit of VCC terminal




Figure 4. Relationship of V_{CC} and I_{CC} at startup and stopping

Soft Start Function

Soft start is adjusted by the external circuits on the VFB and COMP terminals, as shown in Figure 5. At startup, when the input voltage increases to approximately 20% of the rated output voltage, V_{OUT} , and the VCC terminal voltage increases to $V_{CC(ON)} = 11.6 \text{ V}$ (typ), soft start operation begins.

As shown in Figure 6, during the soft start period, the COMP terminal is charged by $I_{COMP(SO)} = -30 \mu\text{A}$. In this way, the output power increases gradually, reducing stress on the power devices.




Figure 5. External circuits of VFB and COMP terminals




Figure 6. Soft Start operation

Voltage Control Operation

A generic PFC circuit for implementing single-phase DCM is shown in Figure 7. The circuit is composed of a boost inductor (L1), a switching device (Q1), a rectifier diode (D2), and an output capacitor (C2). A control circuit would monitor the C2 voltage and generate an error amplifier output signal to operate Q1. When the control circuit detects an off-time at the L1 Zero Current Detection (ZCD) winding, it turns on Q1 for a period of time. When Q1 is later turned off, the energy stored in L1 is transferred through D2 to C2. After all of the energy stored in L1 is transferred to C2, the control circuit would again turn on Q1, repeating the process.

The SSC2100 series two-phase interleaved DCM uses the VIN terminal to monitor the AC mains rectified input voltage, the VFB terminal to monitor output voltage, and the COMP terminal to monitor phase compensation. This IC internally generates the on-time, t_{ON} , and off-time, t_{OFF} , and it controls output voltage




Figure 7. PFC circuit with generic single-phase DCM

using the voltage-mode control method. Thus, a PFC system used with this IC has no requirement for an auxiliary winding to detect zero crossings of the inductor current. This allows simple circuits with few external components.

In the boost PFC converter, t_{ON} is a function of load power and t_{OFF} is a function of both the input voltage, E_{IN} , and the rated output voltage, V_{OUT} . The relationship between t_{ON} and t_{OFF} is given by the following:

$$t_{OFF} > \frac{E_{IN}}{V_{OUT} - E_{IN}} \times t_{ON} \quad (1)$$

The VIN terminal voltage is monitored internally and used to calculate the internal t_{OFF} . The typical relationship between t_{ON} and the VIN terminal voltage, V_{IN} , is shown in Figure 8. The maximum t_{ON} occurs at $V_{IN} = 0$ V. The values shown assume $V_{COMP} = 4$ V, where V_{COMP} is the COMP terminal voltage.

As shown in Figure 9, the rectified input voltage is divided by R1 and R2, and input to the VIN terminal. The output voltage is divided by R3 and R4, and input to the VFB terminal. Because of the way in which the VIN terminal voltage and the VFB terminal voltage are used for internal calculations, the two dividers should be well matched. Thus, the R1, R2, and C7 values of the input portion should be equal to the R3, R4, and C8 values of the output portion.

R1 is recommended to be a high-value resistor, in the range from several hundred k Ω to several M Ω , $\pm 1\%$ tolerance, and of an anti-electromigration type, such as metal oxide film.

C8, if necessary to reduce high frequency noise, is recommended to have a capacitance of in the range of 0.1 to 10 nF.




Figure 8. Typical relationship between V_{IN} and t_{ON}

High Speed Response Function (HSR)

The boost PFC converter is supplied by an AC sinusoidal waveform at the local commercial mains input voltage and frequency. However, the IC voltage control circuit, described above, characteristically responds at a relatively slow rate. As a result, the dynamic load response of the IC would be slow, and could cause the output voltage to drop too quickly.

The innovative built-in High Speed Response (HSR) function reduces variation of the output voltage under dynamic load change conditions. As shown in Figure 10, when the VFB termi-

nal voltage increases to $V_{FB(HSR)enable} = 3.4 \text{ V (typ)}$ or more, the control circuit enables the HSR operation. If the VFB terminal voltage subsequently decreases to $V_{FB(HSR)active} = 3.2 \text{ V (typ)}$ or less, whether due to dynamic load change or other conditions, the control circuit activates the HSR operation.

When HSR is in active operation, the COMP terminal charges by $I_{COMP(SOHSR)} = -100 \mu\text{A (typ)}$ and the output power increases until the COMP terminal voltage increases to 3.2 V (typ) .

$V_{FB(HSR)active} = 3.2 \text{ V (typ)}$ is equivalent to approximately 91.4% of the rated output voltage, V_{OUT} .




Figure 9. External circuits for VIN and VFB terminals




Figure 10. VFB terminal voltage waveforms

Gate Drive

The OUT1 and OUT2 terminals each directly drive an external power MOSFET. Currents and voltages are set as follows:

Peak Current		Gate Voltage	
Source	Sink	Low	High
-0.5 A (typ)	0.5 A (typ)	0.3 V (max)	10.2 V (typ)

Resistors R7, R8, R9, and R10 in Figure 11 should be selected for performance in the actual application, because these values relate to the individual board layout patterns and power MOSFET capacities. The gate resistors, R7 and R8, are recommended to be in the range of several ohms to several tens of ohms, and should be selected to reduce gate voltage ringing and EMI noise. R9 and R10 help to prevent malfunctions caused by steep dV/dt during power MOSFET turn-off. The recommended values are in the 10 to 100 k Ω range. These components should be placed close to the gate and source terminals of the corresponding power MOSFET.

Error Amplifier Phase Compensation

The phase compensation circuit is connected between the COMP and GND terminals, as shown in Figure 12. The COMP terminal

is the output of the internal Error Amplifier. The Error Amplifier circuit, which implements the enhanced response functions, consists of a transconductance amplifier and switched current sources. The Error Amplifier response is set below 20 Hz to maintain power factor correction at standard commercial power frequencies of 50 or 60 Hz.

The phase compensation components, C4, C5, and R11 (see Figure 12), have typical recommended values shown below, but should be selected for performance in the application: to reduce ripple, or to enhance transient load response at the rated output voltage.

- C4: 0.047 to 0.47 μ F
- C5: 0.47 to 10 μ F
- R11: 10 to 100 k Ω

Thermal Shutdown Protection (TSD)

When the temperature of the IC increases to $T_{JTS\overline{D}H} = 150^{\circ}\text{C}$ (min) or more, the control circuit stops switching operation. Conversely, when temperature decreases to $T_{JTS\overline{D}L} = 140^{\circ}\text{C}$ or less, the control circuit restarts switching operation. The hysteresis of the detection temperature, $T_{JTS\overline{D}HYS}$, is 10°C (typ).




Figure 11. External circuits for OUTx terminals




Figure 12. Phase compensation circuit (external COMP terminal circuit)

Overcurrent Protection (OCP)

The inductor current of both inductors is monitored by the detection resistor, R5, and is input to the IS terminal, as shown in Figure 13.

The overcurrent protection function has two stages, IS Lower OCP, and IS Upper OCP, described below.

IS Lower Overcurrent Protection, $V_{IS(OCPL)}$ When the inductor current is increasing and if the IS terminal voltage decreases to $V_{IS(OCPL)} = -0.42 \text{ V}$ (typ), the control circuit limits the output power by turning off either one or both power MOSFETs, according to the output states of both OUT1 and OUT2, as follows:

- If either one of OUT1 or OUT2 is high when the fault occurs, that output is now set low (so both outputs are off). Figure 14 is




Figure 13. External circuits for IS and OUTx terminals




Figure 14. $V_{IS(OCPL)}$ operation waveform after OUT1 is set to high and OUT2 is set to low

an example. Where the IS terminal voltage falls to $V_{IS(OCPL)}$ or lower while OUT1 is high (Q1 is ON) and OUT2 is low, under this condition, OUT1 is set to low.

- If both OUT1 and OUT2 are high when the fault occurs, the output that went high earlier than the other output (considering the current pulses only) is now set low (the other output remains high). Figure 15 is an example where both OUT1 and OUT2 are high (Q1 and Q2 are on), and the IS terminal detects $V_{IS(OCPL)}$ or lower. Under this condition, because OUT1 was set high before OUT2 was, OUT1 is now set low (and OUT2 remains high).

R5 (see Figure 13) should be selected for performance in the actual application, such that IS terminal voltage reaches $V_{IS(OCPL)}$ or lower under the conditions of minimum input voltage and peak load.




Figure 15. $V_{IS(OCPL)}$ operation waveform after both OUT1 and OUT2 are set to high




Figure 16. Phase compensation circuit (external COMP terminal circuit)

R6 is a damping resistor, which buffers IS terminal current against surge currents, such as inrush currents. It is recommended to have a value of 100 Ω .

C3, if necessary to reduce high frequency noise, is recommended to have a capacitance of in the range of 0.1 to 10 nF.

IS Upper Overcurrent Protection, $V_{IS(OCPH)}$ If the IS terminal voltage decreases to $V_{IS(OCPH)} = -0.55$ V (typ) or lower, the control circuit limits the output power on a pulse-by-pulse basis by setting both OUT1 and OUT2 low, which turns off both power MOSFETs. This is shown in Figure 16. This protection function operates under abnormal conditions such as when an inductor is shorted or is saturated.

Overvoltage Protection (OVP)

The overvoltage protection function has two stages, Soft OVP, and OVP, illustrated in Figure 17 and described below.

VFB Output Soft Overvoltage Protection, $V_{FB(SOVP)}$ When VFB terminal voltage increases to $V_{FB(SOVP)} = 3.68$ V (typ), Soft Overvoltage Protection is activated. This discharges the COMP terminal by $I_{COMP(SK)} = 100$ μ A (typ) and the output voltage is decreased. $V_{FB(SOVP)} = 3.68$ V (typ) is equivalent to about 105% of the rated output voltage, V_{OUT} .

The output voltage threshold that initiates Soft Overvoltage Protection, is calculated approximately as follows:

$$V_{OUT(SOVP)} \approx \frac{V_{OUT(norm)}}{V_{FB(REF)}} \times V_{FB(SOVP)} \quad (2)$$

where $V_{OUT(norm)}$ is V_{OUT} under normal operating conditions, and $V_{FB(REF)}$ is the Error Amplifier reference voltage, 3.5V (typ).




Figure 17. Overvoltage operation waveform and external circuit

VFB Output Overvoltage Protection, $V_{FB(OVP)}$ When the VFB terminal voltage increases to $V_{FB(OVP)} = 3.72$ V (typ), both OUT1 and OUT2 are set low on a pulse-by-pulse basis, which stops the output supply by turning off the power MOSFETs. When VFB terminal voltage decreases to $V_{FB(SOVP)}$, the control circuit stops discharging from the COMP terminal and restores switching operation.

The output voltage threshold that initiates Overvoltage Protection, is calculated approximately as follows:

$$V_{OUT(OVP)} \approx \frac{V_{OUT(norm)}}{V_{FB(REF)}} \times V_{FB(OVP)} \quad (3)$$

where $V_{OUT(norm)}$ is V_{OUT} under normal operating conditions, and $V_{FB(REF)}$ is the Error Amplifier reference voltage, 3.5V (typ).


R3 is recommended to be a high-value resistor, in the range from several hundred k Ω to several M Ω , $\pm 1\%$ tolerance, and of an anti-electromigration type, such as metal oxide film.

C8 is recommended if necessary to reduce high frequency noise, and should have a rating of 0.1 to 10 nF.

Open Loop Detection (OLD)

In the event that the output voltage detection resistor, R3 (see Figure 18), opens and VFB terminal voltage decreases to $V_{FB(OLDL)} = 0.5$ V (typ) or less, the control circuit stops the switching operation and enters standby mode. $V_{FB(OLDL)} = 0.5$ V (typ) is equivalent to about 14.3% of the rated output voltage, V_{OUT} .

When the VFB terminal voltage subsequently increases to $V_{FB(OLDH)} = 0.7$ V (typ) or more, the control circuit restores switching operation. $V_{FB(OLDH)} = 0.7$ V (typ) is equivalent to about 20% of the rated output voltage, V_{OUT} .



Open Terminal Protection (OTP)

The VFB, IS, and VIN terminals each have dedicated internal Open Terminal Protection functions.

VFB Open Protection The VFB terminal is internally connected with a pull-up current source. In the event that the VFB terminal is open, VFB terminal voltage is pulled-up to the internal supply voltage, the IC overvoltage protection is activated, and both OUT1 and OUT2 are set low, decreasing the output voltage.

IS Open Protection The IS terminal is internally connected with a pull-up current source. In the event that the IS terminal is open, the IS terminal voltage is pulled-up to the internal supply voltage, the IC overcurrent protection is activated, and both OUT1 and OUT2 are set low, decreasing the output voltage.

VIN Open Protection The VIN terminal is internally connected with a pull-up current source. In the event that the VIN terminal is open, the VIN terminal voltage is pulled-up to the internal supply voltage, and the control circuit limits IC operation or stops it.




Figure 18. External VFB terminal circuit




Figure 18. Typical application diagram

Technical drawing of the 74VHC00 package showing top and side views with dimensions and labels.

Top View Dimensions:


- Pin 8 (top left): 8
- Pin 1 (bottom left): 1
- Pin 2 (bottom left): 2
- Pin 4 (bottom right): 4
- Pin 5 (bottom right): 5
- Pin 6 (bottom right): 6
- Pin 7 (bottom right): 7
- Pin 3 (top right): 3
- Pin 4 (top right): 4
- Pin 5 (top right): 5
- Pin 6 (top right): 6
- Pin 7 (top right): 7
- Pin 8 (top right): 8
- Pin 9 (top right): 9
- Pin 10 (top right): 10
- Pin 11 (top right): 11
- Pin 12 (top right): 12
- Pin 13 (top right): 13
- Pin 14 (top right): 14
- Pin 15 (top right): 15
- Pin 16 (top right): 16
- Pin 17 (top right): 17
- Pin 18 (top right): 18
- Pin 19 (top right): 19
- Pin 20 (top right): 20
- Pin 21 (top right): 21
- Pin 22 (top right): 22
- Pin 23 (top right): 23
- Pin 24 (top right): 24
- Pin 25 (top right): 25
- Pin 26 (top right): 26
- Pin 27 (top right): 27
- Pin 28 (top right): 28
- Pin 29 (top right): 29
- Pin 30 (top right): 30
- Pin 31 (top right): 31
- Pin 32 (top right): 32
- Pin 33 (top right): 33
- Pin 34 (top right): 34
- Pin 35 (top right): 35
- Pin 36 (top right): 36
- Pin 37 (top right): 37
- Pin 38 (top right): 38
- Pin 39 (top right): 39
- Pin 40 (top right): 40
- Pin 41 (top right): 41
- Pin 42 (top right): 42
- Pin 43 (top right): 43
- Pin 44 (top right): 44
- Pin 45 (top right): 45
- Pin 46 (top right): 46
- Pin 47 (top right): 47
- Pin 48 (top right): 48
- Pin 49 (top right): 49
- Pin 50 (top right): 50
- Pin 51 (top right): 51
- Pin 52 (top right): 52
- Pin 53 (top right): 53
- Pin 54 (top right): 54
- Pin 55 (top right): 55
- Pin 56 (top right): 56
- Pin 57 (top right): 57
- Pin 58 (top right): 58
- Pin 59 (top right): 59
- Pin 60 (top right): 60
- Pin 61 (top right): 61
- Pin 62 (top right): 62
- Pin 63 (top right): 63
- Pin 64 (top right): 64
- Pin 65 (top right): 65
- Pin 66 (top right): 66
- Pin 67 (top right): 67
- Pin 68 (top right): 68
- Pin 69 (top right): 69
- Pin 70 (top right): 70
- Pin 71 (top right): 71
- Pin 72 (top right): 72
- Pin 73 (top right): 73
- Pin 74 (top right): 74
- Pin 75 (top right): 75
- Pin 76 (top right): 76
- Pin 77 (top right): 77
- Pin 78 (top right): 78
- Pin 79 (top right): 79
- Pin 80 (top right): 80
- Pin 81 (top right): 81
- Pin 82 (top right): 82
- Pin 83 (top right): 83
- Pin 84 (top right): 84
- Pin 85 (top right): 85
- Pin 86 (top right): 86
- Pin 87 (top right): 87
- Pin 88 (top right): 88
- Pin 89 (top right): 89
- Pin 90 (top right): 90
- Pin 91 (top right): 91
- Pin 92 (top right): 92
- Pin 93 (top right): 93
- Pin 94 (top right): 94
- Pin 95 (top right): 95
- Pin 96 (top right): 96
- Pin 97 (top right): 97
- Pin 98 (top right): 98
- Pin 99 (top right): 99
- Pin 100 (top right): 100

Top View Labels:


- A
- B
- C
- 0.695 TYP
- 0.4 ± 0.1
- 0.12 (M)

Side View Dimensions:

- 1.5 ± 0.1
- 0.05 ± 0.05
- 1.27 ± 0.05
- 0.10



Dimensions in mm



A. Type number (abbreviation): SC21xx

1st letter: Last digit of year

2nd letter: Month

1 to 9 for January to September

O for October

N for November

D for December

3rd letter: Week

1 for dates 1 through 10

2 for dates 11 through 20

3 for dates 21 through 31

C. Sanken tracking number

Handling and Use Cautions and Warnings

Because reliability can be affected adversely by improper storage environments and handling methods during characteristic tests, please observe the following cautions.

Cautions for Storage

- Ensure that storage conditions comply with standard temperature (5°C to 35°C) and standard relative humidity (around 40% to 75%) and avoid storage locations that experience extreme changes in temperature or humidity.
- Avoid locations where dust or harmful gases are present, and avoid direct sunlight.
- Reinspect for rust on leads and solderability of devices which have been stored for a long time.

Cautions for Characteristic Tests and Handling

- When characteristic tests are carried out during inspection testing and other standard test periods, protect the devices from power surges from the test equipment, and from shorts between the devices and the heatsink.

Recommended Operating Temperature

- Internal leadframe temperature in operation: $T_F = 115^{\circ}\text{C}$ (max). Note: Measure at pin 5, close the case molding.

Soldering

- When soldering the devices, please be sure to minimize the working time, and stay within the following conditions:
 - $260 (+0 / -10)^{\circ}\text{C}$ for 10 s (during reflow)
 - $350 \pm 5^{\circ}\text{C}$ for 3 s (using a soldering iron)

Considerations to protect the Products from Electrostatic Discharge

- When handling the devices, the operator must be grounded. Grounded wrist straps should be worn, and have at least 1 M Ω of resistance from operators to ground to prevent shock hazard.
- Workbenches where the devices are handled should be grounded and be provided with conductive table and floor mats.
- When using measuring equipment such as a curve tracer, the equipment also should be grounded.
- When soldering the devices, the head of the soldering iron or the solder bath must be grounded in order to prevent leakage voltage generated by them from being applied to the devices.
- The devices should always be stored and transported in SanKen shipping containers or conductive containers, or be wrapped up in aluminum foil.

The contents in this document are subject to change, for improvement and other purposes, without notice.

Make sure that this is the latest version of the document before use.

The operation and circuit examples in this document are provided for reference purposes only. Sanken and Allegro MicroSystems assume no liability for violation of industrial property, intellectual property, or other rights of Sanken or Allegro or third parties, that stem from these examples.

The user must take responsibility for considering and determining which devices the products described in this document are used with.

Although Sanken will continue to improve the quality and reliability of its products, semiconductor products, by their nature, have certain fault and failure rates. The user must take responsibility for designing and checking to secure the product and system so that a product failure may not lead to human injury, fire, damage, or other losses.

The products described in this document are intended for use in normal electronic devices (such as home appliances, office equipment, communication terminals, or measurement equipment).

If you are considering using Sanken's products in a device that requires high reliability (such as transport machines and their control units, traffic light control systems, disaster prevention and security equipment, or any kind of safety equipment), make sure that you consult a Sanken sales representative.

Do not use these products in devices that require extremely high reliability (such as aerospace instruments, nuclear power control units, or life support systems), without Sanken's written consent.

The products described in this document are not designed to be radiation-proof.

The contents in this document must not be transcribed or copied without Sanken's written consent.

This is notification that you, as purchaser of the products/technology, are not allowed to perform any of the following:

1. Resell or retransfer these products/technology to any party intending to disturb international peace and security.
2. Use these products/technology yourself for activities disturbing international peace and security.
3. Allow any other party to use these products/technology for activities disturbing international peace and security.

Also, as purchaser of these products/technology, you agree to follow the procedures for the export or transfer of these products/technology, under the Foreign Exchange and Foreign Trade Law of Japan, when you export or transfer the products/technology abroad.

Worldwide Contacts

Asia-Pacific

China

Sanken Electric Hong Kong Co., Ltd.

Suite 1026, Ocean Centre
Canton Road, Tsimshatsui
Kowloon, Hong Kong
Tel: 852-2735-5262, Fax: 852-2735-5494

Sanken Electric (Shanghai) Co., Ltd.

Room 3202, Maxdo Centre
Xingyi Road 8, Changning District
Shanghai, China
Tel: 86-21-5208-1177, Fax: 86-21-5208-1757

Sanken Electric (Shanghai) Co., Ltd.**Shenzhen Office**

Room 1013, Xinhua Insurance Building
Mintian Road, Futian District
Shenzhen City, Guangdong, China
Tel: 86-755-3391-9356/9358, Fax: 86-755-3391-9368

Taiwan Sanken Electric Co., Ltd.

Room 1801, 18th Floor
88 Jung Shiau East Road, Sec. 2
Taipei 100, Taiwan R.O.C.
Tel: 886-2-2356-8161, Fax: 886-2-2356-8261

Japan

Sanken Electric Co., Ltd.**Overseas Sales Headquarters**

Metropolitan Plaza Building
1-11-1 Nishi-Ikebukuro, Toshima-ku
Tokyo 171-0021, Japan
Tel: 81-3-3986-6164, Fax: 81-3-3986-8637

Korea

Sanken Electric Korea Co., Ltd.

Samsung Life Yeouido Building 16F
23-10, Yeouido-Dong, Yeongdeungpo-gu
Seoul 150-734, Korea
Tel: 82-2-714-3700, Fax: 82-2-3272-2145

Singapore

Sanken Electric Singapore Pte. Ltd.

152 Beach Road, #10-06 The Gateway East
Singapore 189721
Tel: 65-6291-4755, Fax: 65-6297-1744

Europe

Sanken Power Systems (UK) Limited

Pencoed Technology Park
Pencoed, Bridgend CF35 5HY, United Kingdom
Tel: 44-1656-869-100, Fax: 44-1656-869-162

North America

United States

Allegro MicroSystems, Inc.

115 Northeast Cutoff
Worcester, Massachusetts 01606, U.S.A.
Tel: 1-508-853-5000, Fax: 1-508-853-7895

Allegro MicroSystems, Inc.

14 Hughes Street, Suite B105
Irvine, California 92618, U.S.A.
Tel: 1-949-460-2003, Fax: 1-949-460-7837