MOS 121

TMS 4062 JL, NL; TMS 4063 JL, NL 1024-WORD BY 1-BIT DYNAMIC RAM

		1024 170115	J U.	D	NOVEMB	DAM.	
			TMS 4062 J			:H 7977	
•				CERAMIC AND PLASTIC			
•	Access Time 130 ns Maximum			AL-IN-LINE PACKAGES (TOP VIEW)			
	Cycle Time 200 ns Maximum			n.			
_	Low Power Dissipation:		ee 'e	g zz CS			
•	•		A9 3 0	© 21 VDD © 20 1/O			
	Operating 120 mW Typical			910 1/0			
	Standby 2 mW Typical		A? 6 ii	0 18 N/C			
•	Differential Output		** 6 o	0 17 €K			
	Wire-OR Capability		A5 7 🗐	g 98 N/C			
			vc ∎ ၍	g] 15 AO			
	Chip Select For Simplified Memory Expan		1	o 14 A1			
•	22-Pin or 18-Pin Dual-In-Line Package		B W	0 13 AZ			
		•	u 17 0	D 12 A3			
riptic	on and operation		TMS 4063				
			PIN CERAMIC DUAL-IN-LINE				
	TMS 4062 JL, NL and TMS 4063 JL, NL are		(TOP V		-		
	cated on a single monolithic chip with P-channel		Vas 1 0	0 18 Vas			
	ncement type MOS processing. The devices are ned for use in low-cost, high performance		A 2 6	17 VDD			
	ory applications. Data is read or written through		A 3 6	h. 1/a			
	out/output terminals. Clock and chip-select clock		A7 4 0	15 1/0			
	s allow the transfer of information to or from		~ · ii	14 CE AND	C K		
	t/output lines. Refresh must occur at least once		A5 4 6	is as			
every	2 milliseconds.	v	MEF 7 0	5 a a 1			
			#B .	511 A2			
			ii	6 A3			
ute n	naximum ratings over operating free-air tem	perature range (uni	٦	P			
Sunnt	y voltages:						
	· · · · · · · · · · · · · · · · · · ·				27 V t	~ 0.5 V	
	DD and VREE, with respect to VRR				-30 V t		
All input voltages, with respect to VSS							
Opera	ting free-air temperature range				0°C1	to 70°C	
toraç	ge temperature range				−55°C to	125°C	
men	ded operating conditions						
	PARAMETER		MIN	NOM	MAX	UNIT	
Supp	bly voltage, VBB-VSS (see Notes 1 and 2)		2.3	2.5	2.7	V	
	ely voltage, V _{DD}			0		v	
Supp	ly voltage, VSS		19	20	21	v	
Supp	ly voltage, VREF		6.6	7	7.4	ν	
	level input voltage, all inputs, VIH		V _{SS} -2		VSS	V	
	level address input voltage, VIL(ad) (see Note 3)		-2	0	1	v	
	level input voltage at reset and both clocks, VIL(rs. o) (se	e Note 3)	-5	0	0.4	v_	
Low	total impat vortage at reset and both clocks, VIL(rs. d) (se						
Low	level input voltage at I/O, VIL(I/O)		VREF -1	VREF \	REF +1	V	
Low- Low- Refn	level input voltage at 1/O, VIL(1/O) set time, trefresh ating free sir temperature, TA		VREF -1	V _{REF} \	/REF +1 2 70	ms °C	

PRELIMINARY DATA SHEET: Supplementary data will be published at a later date.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 - DALLAS, TEXAS 75222