

### FEATURES

Up to 100 Mbps data rate (NRZ)  
 Low propagation delay: 20 ns typical  
 Low dynamic power consumption  
 Bidirectional communication  
 3 V to 5 V level translation  
 High temperature operation: 125°C  
 High common-mode transient immunity: >25 kV/ $\mu$ s  
 Default high output: **ADuM1280/ADuM1281**  
 Default low output: **ADuM1285/ADuM1286**  
 Narrow body, RoHS-compliant, 8-lead SOIC  
 Safety and regulatory approvals  
   UL recognition: 3000 V rms for 1 minute per UL 1577  
   CSA Component Acceptance Notice #5A  
   VDE Certificate Of Conformity  
   DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12  
   V<sub>IORM</sub> = 560 V peak  
 Qualified for automotive applications

### APPLICATIONS

General-purpose multichannel isolation  
 Data converter isolation  
 Industrial field bus isolation  
 Hybrid electric vehicles, battery monitor, and motor drive

### GENERAL DESCRIPTION

The **ADuM1280/ADuM1281/ADuM1285/ADuM1286**<sup>1</sup> (also referred to as **ADuM128x** in this data sheet) are dual-channel digital isolators based on the Analog Devices, Inc., *iCoupler*® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices and other integrated couplers.

With propagation delay at 20 ns, pulse width distortion is less than 2 ns for C grade. Channel-to-channel matching is tight at 5 ns for C grade. The two channels of the **ADuM128x** are independent isolation channels and are available in two channel configurations with three different data rates up to 100 Mbps (see the Ordering Guide). Industrial grade models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V while automotive grades operate from 3.0 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. Unlike other optocoupler alternatives, the **ADuM128x** isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions. When power is first applied or is not yet applied to the input side, the **ADuM1280** and **ADuM1281** have a default high output, and the **ADuM1285** and **ADuM1286** have a default low output.

For more information on safety and regulatory approvals, go to <http://www.analog.com/icouplersafety>.

### FUNCTIONAL BLOCK DIAGRAMS




Figure 1. **ADuM1280/ADuM1285**




Figure 2. **ADuM1281/ADuM1286**

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

## TABLE OF CONTENTS

Features .....	1	Regulatory Information.....	10
Applications.....	1	Insulation and Safety-Related Specifications.....	10
General Description .....	1	DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12	
Functional Block Diagrams.....	1	Insulation Characteristics .....	11
Revision History .....	2	Recommended Operating Conditions .....	11
Specifications.....	3	Absolute Maximum Ratings .....	12
Electrical Characteristics—5 V Operation (All Grades).....	3	ESD Caution.....	12
Electrical Characteristics—3 V Operation (A, B, and C		Pin Configurations and Function Descriptions .....	13
Grades).....	4	Typical Performance Characteristics .....	15
Electrical Characteristics—Mixed 5 V/3 V Operation (A, B,		Applications Information .....	16
and C Grades) .....	5	PC Board Layout .....	16
Electrical Characteristics—Mixed 3 V/5 V Operation (A, B,		Propagation Delay-Related Parameters.....	16
and C Grades) .....	6	DC Correctness and Magnetic Field Immunity.....	16
Electrical Characteristics—3 V Operation (WA, WB, and WC		Power Consumption .....	17
Grades).....	7	Insulation Lifetime .....	18
Electrical Characteristics—Mixed 5 V/3 V Operation (WA,		Outline Dimensions .....	19
WB, and WC Grades) .....	8	Ordering Guide .....	19
Electrical Characteristics—Mixed 3 V/5 V Operation (WA,		Automotive Products.....	19
WB, and WC Grades) .....	9		
Package Characteristics .....	10		

## REVISION HISTORY

### 3/14—Rev. A to Rev. B

Change to Features .....	1
Changes to Regulatory Information Section and Table 23 .....	10
Changes to Table 24.....	10

### 3/13—Rev. 0 to Rev. A

Changes to Features Section, Applications Section, and General	
Description Section.....	1
Added Table 13 to Table 21; Renumbered Sequentially .....	7
Changes to Table 26.....	11
Changes to Table 29 and Table 30 .....	13
Changes to Ordering Guide .....	19
Added Automotive Products Section .....	19

### 5/12—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION (ALL GRADES)

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 5\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

Table 1.

Parameter	Symbol	A, WA Grades			B, WB Grades			C, WC Grades			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate		1			25			100			Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	50			35			13	18	24	ns	50% input to 50% output
Pulse Width Distortion	PWD	10			3			2			ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature		7			3			1.5			ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>	38			12			9			ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>	5			3			2			ns	
Opposing Direction	t <sub>PSKOD</sub>	10			6			5			ns	
Jitter		2			2			1			ns	

Table 2.

Parameter	Symbol	1 Mbps–A, B, C,WA, WB, WC Grades			25 Mbps–B, C, WB, WC Grades			100 Mbps–C, WC Grades			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												
ADuM1280/ADuM1285	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	No load
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		2.1	2.6		4.9	6.0		15	19	mA	
	I <sub>DD2</sub>		2.3	2.9		4.7	6.4		15.6	19	mA	

Table 3. For All Models

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{DDx}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{DDx}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DDx} - 0.1$	5.0		V	$I_{Ox} = -20\text{ }\mu\text{A}$ , $V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	4.8		V	$I_{Ox} = -4\text{ mA}$ , $V_{Ix} = V_{IxH}$
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	$I_{Ox} = 20\text{ }\mu\text{A}$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4\text{ mA}$ , $V_{Ix} = V_{IxL}$
Input Current per Channel	$I_i$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{Ix} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.54	0.8	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.6	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.09		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.04		mA/Mbps	
Undervoltage Lockout						
Positive $V_{DDx}$ Threshold	$V_{DDXUV+}$		2.6		V	
Negative $V_{DDx}$ Threshold	$V_{DDXUV-}$		2.4		V	
$V_{DDx}$ Hysteresis	$V_{DDXUVH}$		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu\text{s}$	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000\text{ V}$ , transient magnitude = 800 V
Refresh Period	$t_r$		1.6		$\mu\text{s}$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDx}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—3 V OPERATION (A, B, AND C GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.0\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $2.7\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 4.**

		A Grade			B Grade			C Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	20	25	33	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 5.**

		1 Mbps–A, B, C Grade			25 Mbps–B, C Grade			100 Mbps–C Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

**Table 6. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DDx</sub>			V	I <sub>OX</sub> = −20 μA, V <sub>Ix</sub> = V <sub>IxH</sub> I <sub>OX</sub> = −4 mA, V <sub>Ix</sub> = V <sub>IxH</sub> I <sub>OX</sub> = 20 μA, V <sub>Ix</sub> = V <sub>IxL</sub> I <sub>OX</sub> = 4 mA, V <sub>Ix</sub> = V <sub>IxL</sub> 0 V ≤ V <sub>Ix</sub> ≤ V <sub>DDx</sub>
Logic Low Input Threshold	V <sub>IL</sub>	0.3 V <sub>DDx</sub>			V	
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> − 0.1	3.0		V	
		V <sub>DDx</sub> − 0.4	2.8		V	
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	
			0.2	0.4	V	
Input Current per Channel	I <sub>I</sub>	−10	+0.01	+10	μA	
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.4	0.6	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.2	1.7	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.08		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.015		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV−</sub>		2.4		V	
V <sub>DDx</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		3		ns	10% to 90% V <sub>Ix</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	
Refresh Period	t <sub>r</sub>		1.6		μs	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION (A, B, AND C GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 5\text{ V}$ ,  $V_{DD2} = 3.0\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $2.7\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ ; and  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels unless otherwise noted.

**Table 7.**

		A Grade			B Grade			C Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	13	20	26	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 8.**

Parameter	Symbol	1 Mbps–A, B, C Grade			25 Mbps–B, C Grade			100 Mbps–C Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9.0	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		2.1	2.6		4.9	6.0		15	19	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

**Table 9. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions	
DC SPECIFICATIONS							
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DDx</sub>			V	I <sub>ox</sub> = −20 μA, V <sub>Ix</sub> = V <sub>IxH</sub> I <sub>ox</sub> = −4 mA, V <sub>Ix</sub> = V <sub>IxH</sub> I <sub>ox</sub> = 20 μA, V <sub>Ix</sub> = V <sub>IxL</sub> I <sub>ox</sub> = 4 mA, V <sub>Ix</sub> = V <sub>IxL</sub> 0 V ≤ V <sub>Ix</sub> ≤ V <sub>DDx</sub>	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 V <sub>DDx</sub>	V		
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> − 0.1	V <sub>DDx</sub>		V		
		V <sub>DDx</sub> − 0.4	V <sub>DDx</sub> − 0.2		V		
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V		
			0.2	0.4	V		
Input Current per Channel	I <sub>I</sub>	−10	+0.01	+10	μA		
Supply Current per Channel							
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.54	0.75	mA		
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.2	2.0	mA		
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.09		mA/Mbps		
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.02		mA/Mbps		
Undervoltage Lockout							
Positive V <sub>DDx</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V		
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV−</sub>		2.4		V		
V <sub>DDx</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V		
AC SPECIFICATIONS							
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%	
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	V <sub>Ix</sub> = V <sub>DDx</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 V	
Refresh Period	t <sub>r</sub>		1.6		μs		

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION (A, B, AND C GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 3.0\text{ V}$ ,  $V_{DD2} = 5\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $2.7\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ ; and  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ; unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 10.**

Parameter	Symbol	A Grade			B Grade			C Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	16	24	30	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 11.**

Parameter	Symbol	1 Mbps–A, B, C Grade			25 Mbps–B, C Grade			100 Mbps–C Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

**Table 12. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	0.7 $V_{DDX}$			V	
Logic Low Input Threshold	$V_{IL}$			0.3 $V_{DDX}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DDX} - 0.1$	$V_{DDX}$		V	$I_{OX} = -20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXH}$
		$V_{DDX} - 0.4$	$V_{DDX} - 0.2$		V	$I_{OX} = -4\text{ mA}$ , $V_{IX} = V_{IXH}$
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	$I_{OX} = 20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXL}$
			0.2	0.4	V	$I_{OX} = 4\text{ mA}$ , $V_{IX} = V_{IXL}$
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$0\text{ V} \leq V_{IX} \leq V_{DDX}$
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.4	0.75	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.6	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.08		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.03		mA/Mbps	
Undervoltage-Lockout						
Positive $V_{DDX}$ Threshold	$V_{DDXUV+}$		2.6		V	
Negative $V_{DDX}$ Threshold	$V_{DDXUV-}$		2.4		V	
$V_{DDX}$ Hysteresis	$V_{DDXUVH}$		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu\text{s}$	$V_{IX} = V_{DDX}$ , $V_{CM} = 1000\text{ V}$ , transient magnitude = 800 V
Refresh Period	$t_r$		1.6		$\mu\text{s}$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—3 V OPERATION (WA, WB, AND WC GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = V_{DD2} = 3.0\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $3.0\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ ,  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 13.**

Parameter	Symbol	WA Grade			WB Grade			WC Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	20	25	33	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 14.**

		1 Mbps–WA, WB, WC Grades			25 Mbps–WB, WC Grades			100 Mbps–WC Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

**Table 15. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{DDX}$			V	$I_{OX} = -20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXH}$ $I_{OX} = -4\text{ mA}$ , $V_{IX} = V_{IXH}$ $I_{OX} = 20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXL}$ $I_{OX} = 4\text{ mA}$ , $V_{IX} = V_{IXL}$ $0\text{ V} \leq V_{IX} \leq V_{DDX}$
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{DDX}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DDX} - 0.1$	3.0		V	
		$V_{DDX} - 0.4$	2.8		V	
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	
			0.2	0.4	V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.4	0.6	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.2	1.7	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.08		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.015		mA/Mbps	
Undervoltage Lockout						
Positive $V_{DDX}$ Threshold	$V_{DDXUV+}$		2.6		V	
Negative $V_{DDX}$ Threshold	$V_{DDXUV-}$		2.4		V	
$V_{DDX}$ Hysteresis	$V_{DDXUVH}$		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		3		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu\text{s}$	$V_{IX} = V_{DDX}$ , $V_{CM} = 1000\text{ V}$ , transient magnitude = 800 V
Refresh Period	$t_r$		1.6		$\mu\text{s}$	

<sup>1</sup>  $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

**ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION (WA, WB, AND WC GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 5\text{ V}$ ,  $V_{DD2} = 3.0\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$ ,  $3.0\text{ V} \leq V_{DD2} \leq 3.6\text{ V}$ ; and  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ , unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels unless otherwise noted.

**Table 16.**

Parameter	Symbol	WA Grade			WB Grade			WC Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	13	20	26	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 17.**

		1 Mbps–WA, WB, WC Grades			25 Mbps–WB, WC Grades			100 Mbps–WC Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	IDD1		1.1	1.6		6.2	7.0		20	25	mA	
	IDD2		2.0	3.5		2.7	4.6		4.8	9.0	mA	
ADuM1281/ADuM1286	IDD1		2.1	2.6		4.9	6.0		15	19	mA	
	IDD2		1.7	2.3		3.9	6.2		11	15	mA	

**Table 18. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	0.7 $V_{DDX}$			V	$I_{OX} = -20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXH}$ $I_{OX} = -4\text{ mA}$ , $V_{IX} = V_{IXH}$ $I_{OX} = 20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXL}$ $I_{OX} = 4\text{ mA}$ , $V_{IX} = V_{IXL}$ $0\text{ V} \leq V_{IX} \leq V_{DDX}$
Logic Low Input Threshold	$V_{IL}$			0.3 $V_{DDX}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DDX} - 0.1$	$V_{DDX}$		V	
		$V_{DDX} - 0.4$	$V_{DDX} - 0.2$		V	
Logic Low Output Voltages	$V_{OL}$		0.0	0.1	V	
			0.2	0.4	V	
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	
Supply Current per Channel						
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.54	0.75	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.2	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.09		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.02		mA/Mbps	
Undervoltage Lockout						
Positive $V_{DDX}$ Threshold	$V_{DDXUV+}$		2.6		V	
Negative $V_{DDX}$ Threshold	$V_{DDXUV-}$		2.4		V	
$V_{DDX}$ Hysteresis	$V_{DDXUVH}$		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu\text{s}$	$V_{IX} = V_{DDX}$ , $V_{CM} = 1000\text{ V}$ , transient magnitude = 800 V
Refresh Period	$t_r$		1.6		$\mu\text{s}$	

<sup>1</sup> $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.



**ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION (WA, WB, AND WC GRADES)**

All typical specifications are at  $T_A = 25^\circ\text{C}$ ,  $V_{DD1} = 3.0\text{ V}$ ,  $V_{DD2} = 5\text{ V}$ . Minimum/maximum specifications apply over the entire recommended operation range:  $3.0\text{ V} \leq V_{DD1} \leq 3.6\text{ V}$ ,  $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$ ; and  $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$ ; unless otherwise noted. Switching specifications are tested with  $C_L = 15\text{ pF}$  and CMOS signal levels, unless otherwise noted.

**Table 19.**

Parameter	Symbol	WA Grade			WB Grade			WC Grade			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	16	24	30	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	t <sub>PLH</sub> – t <sub>PHL</sub>
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

**Table 20.**

		1 Mbps–WA, WB, WC Grades			25 Mbps–WB, WC Grades			100 Mbps–WC Grade				
Parameter	Symbol	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Unit	Test Conditions
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

**Table 21. For All Models**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	$V_{IH}$	$0.7 V_{DDX}$			V	
Logic Low Input Threshold	$V_{IL}$			$0.3 V_{DDX}$	V	
Logic High Output Voltages	$V_{OH}$	$V_{DDX} - 0.1$ $V_{DDX} - 0.4$	$V_{DDX}$ $V_{DDX} - 0.2$		V	$I_{OX} = -20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXH}$
Logic Low Output Voltages	$V_{OL}$		0.0 0.2	0.1 0.4	V	$I_{OX} = 20\text{ }\mu\text{A}$ , $V_{IX} = V_{IXL}$
Input Current per Channel	$I_I$	-10	+0.01	+10	$\mu\text{A}$	$I_{OX} = 4\text{ mA}$ , $V_{IX} = V_{IXL}$
Supply Current per Channel						$0\text{ V} \leq V_{IX} \leq V_{DDX}$
Quiescent Input Supply Current	$I_{DDI(Q)}$		0.4	0.75	mA	
Quiescent Output Supply Current	$I_{DDO(Q)}$		1.6	2.0	mA	
Dynamic Input Supply Current	$I_{DDI(D)}$		0.08		mA/Mbps	
Dynamic Output Supply Current	$I_{DDO(D)}$		0.03		mA/Mbps	
Undervoltage-Lockout						
Positive $V_{DDX}$ Threshold	$V_{DDXUV+}$		2.6		V	
Negative $V_{DDX}$ Threshold	$V_{DDXUV-}$		2.4		V	
$V_{DDX}$ Hysteresis	$V_{DDXUVH}$		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	$t_R/t_F$		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	$ CM $	25	35		kV/ $\mu\text{s}$	$V_{IX} = V_{DDX}$ , $V_{CM} = 1000\text{ V}$ , transient magnitude = 800 V
Refresh Period	$t_r$		1.6		$\mu\text{s}$	

<sup>1</sup> $|CM|$  is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

## PACKAGE CHARACTERISTICS

Table 22.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	f = 1 MHz
Capacitance (Input-to-Output) <sup>1</sup>	C <sub>I-O</sub>		2		pF	
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		pF	
IC Junction-to-Ambient Thermal Resistance	θ <sub>JA</sub>		85		°C/W	Thermocouple located at center of package underside

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together and Pin 5 through Pin 8 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The [ADuM128x](#) are approved by the organizations listed in Table 23. See Table 27 and Table 28 for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 23.

UL	CSA	VDE
Recognized under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single Protection, 3000 V RMS Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 390 V rms (550 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each [ADuM128x](#) is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 second (current leakage detection limit = 6 μA).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each [ADuM128x](#) is proof tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 24.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Clearance in the Plane of the PCB	CL <sub>PCB</sub>	4.5	mm min	Measured from input terminals to output terminals, shortest line of sight distance through air in the plane of the PCB
Minimum External Air Gap (Clearance)	L(I01)	4.0	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	4.0	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

**DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS**

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN V VDE V 0884-10 approval.

**Table 25.**

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 400 V rms			I to IV I to III I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		$V_{IORM}$	560	$V_{PEAK}$
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1050	$V_{PEAK}$
Input-to-Output Test Voltage, Method A After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	840	$V_{PEAK}$
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	672	$V_{PEAK}$
Highest Allowable Overvoltage		$V_{IOTM}$	4000	$V_{PEAK}$
Withstand Isolation Voltage	1 minute withstand rating	$V_{ISO}$	3000	$V_{RMS}$
Surge Isolation Voltage	$V_{PEAK} = 10$ kV, 1.2 $\mu$ s rise time, 50 $\mu$ s, 50% fall time	$V_{IOSM}$	6000	$V_{PEAK}$
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		$T_s$	150	$^{\circ}\text{C}$
Side 1 $I_{DD1}$ Current		$I_{S1}$	290	mA
Insulation Resistance at $T_s$	$V_{IO} = 500$ V	$R_s$	$>10^9$	$\Omega$




Figure 3. Thermal Derating Curve at  $V_{DDX} = 5$  V, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

**RECOMMENDED OPERATING CONDITIONS****Table 26.**

Parameter	Symbol	Min	Max	Unit
Operating Temperature	$T_A$	-40	+125	$^{\circ}\text{C}$
Supply Voltages <sup>1</sup>	$V_{DD1}, V_{DD2}$			
A, B, and C Grades		2.7	5.5	V
WA, WB, and WC Grades		3.0	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>1</sup> See the DC Correctness and Magnetic Field Immunity section.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 27.

Parameter	Rating
Storage Temperature ( $T_{ST}$ ) Range	$-65^\circ\text{C}$ to $+150^\circ\text{C}$
Ambient Operating Temperature ( $T_A$ ) Range	$-40^\circ\text{C}$ to $+125^\circ\text{C}$
Supply Voltages ( $V_{DD1}$ , $V_{DD2}$ )	$-0.5\text{ V}$ to $+7.0\text{ V}$
Input Voltages ( $V_{IA}$ , $V_{IB}$ )	$-0.5\text{ V}$ to $V_{DD1} + 0.5\text{ V}$
Output Voltages ( $V_{OA}$ , $V_{OB}$ )	$-0.5\text{ V}$ to $V_{DD2} + 0.5\text{ V}$
Average Output Current per Pin <sup>1</sup>	
Side 1 ( $I_{O1}$ )	$-10\text{ mA}$ to $+10\text{ mA}$
Side 2 ( $I_{O2}$ )	$-10\text{ mA}$ to $+10\text{ mA}$
Common-Mode Transients <sup>2</sup>	$-100\text{ kV}/\mu\text{s}$ to $+100\text{ kV}/\mu\text{s}$

<sup>1</sup> See Figure 3 for maximum rated current values for various temperatures.

<sup>2</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 28. Maximum Continuous Working Voltage<sup>1</sup>

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. ADuM1280/ADuM1285 Pin Configuration

Table 29. ADuM1280/ADuM1285 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V for A, B, and C grades, 3.0 V to 5.5 V for WA, WB, and WC grades).
2	V <sub>IA</sub>	Logic Input A.
3	V <sub>IB</sub>	Logic Input B.
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
6	V <sub>OB</sub>	Logic Output B.
7	V <sub>OA</sub>	Logic Output A.
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V for A, B, and C grades, 3.0 V to 5.5 V for WA, WB, and WC grades).



Figure 5. ADuM1281/ADuM1286 Pin Configuration

Table 30. ADuM1281/ADuM1286 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1 (2.7 V to 5.5 V for A, B, and C grades, 3.0 V to 5.5 V for WA, WB, and WC grades).
2	V <sub>OA</sub>	Logic Output A.
3	V <sub>IB</sub>	Logic Input B.
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.
6	V <sub>OB</sub>	Logic Output B.
7	V <sub>IA</sub>	Logic Input A.
8	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2 (2.7 V to 5.5 V for A, B, and C grades, 3.0 V to 5.5 V for WA, WB, and WC grades).

For specific layout guidelines, refer to the [AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices](#).

Table 31. **ADuM1280** Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
H	H	Powered	Powered	H	H	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration. Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD0</sub> power restoration.
L	L	Powered	Powered	L	L	
H	L	Powered	Powered	H	L	
L	H	Powered	Powered	L	H	
L	L	Unpowered	Powered	H	H	
X	X	Powered	Unpowered	Indeterminate	Indeterminate	

Table 32. **ADuM1281** Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
H	H	Powered	Powered	H	H	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration. Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD0</sub> power restoration.
L	L	Powered	Powered	L	L	
H	L	Powered	Powered	H	L	
L	H	Powered	Powered	L	H	
X	L	Unpowered	Powered	Indeterminate	H	
L	X	Powered	Unpowered	H	Indeterminate	

Table 33. **ADuM1285** Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
H	H	Powered	Powered	H	H	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration. Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD0</sub> power restoration.
L	L	Powered	Powered	L	L	
H	L	Powered	Powered	H	L	
L	H	Powered	Powered	L	H	
L	L	Unpowered	Powered	L	L	
X	X	Powered	Unpowered	Indeterminate	Indeterminate	

Table 34. **ADuM1286** Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>OA</sub> Output	V <sub>OB</sub> Output	Notes
H	H	Powered	Powered	H	H	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration. Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD0</sub> power restoration.
L	L	Powered	Powered	L	L	
H	L	Powered	Powered	H	L	
L	H	Powered	Powered	L	H	
X	L	Unpowered	Powered	Indeterminate	L	
L	X	Powered	Unpowered	L	Indeterminate	

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical ADuM1280 or ADuM1285  $V_{DD1}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 7. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical ADuM1280 or ADuM1285  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1281 or ADuM1286  $V_{DD1}$  or  $V_{DD2}$  Supply Current vs. Data Rate for 5 V and 3 V Operation

## APPLICATIONS INFORMATION

### PC BOARD LAYOUT

The ADuM128x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both input and output supply pins  $V_{DD1}$  and  $V_{DD2}$  (see Figure 12). The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

The ADuM128x can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment, with proper PCB design choices. Refer to the [AN-1109 Application Note, Recommendations for Control of Radiated Emissions with iCoupler Devices](#) for PCB-related EMI mitigation techniques, including board layout and stack-up issues.

### PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-to-output propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.




Figure 12. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM128x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM128x components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1$  ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than  $\sim 1.6$   $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no pulses for more than about 6.4  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit.

The limitation on the device's magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1280 is examined in a 3 V operating condition because it represents the most susceptible mode of operation of this product.

The pulses at the transformer output have an amplitude greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt)\sum\pi r_n^2; n = 1, 2, \dots, N$$

where:

$\beta$  is the magnetic flux density.

$r_n$  is the radius of the  $n^{\text{th}}$  turn in the receiving coil.

$N$  is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM1280 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.




Figure 13. Maximum Allowable External Magnetic Flux Density



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1280 transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1280 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component could potentially be a concern. For the 1 MHz example noted, one would have to place a 0.2 kA current 5 mm away from the ADuM1280 to affect component operation.




Figure 14. Maximum Allowable Current for Various Current to ADuM1280 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM128x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} \quad f > 0.5 f_r$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \quad f \leq 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \quad f > 0.5 f_r$$

where:

$I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

$C_L$  is the output load capacitance (pF).

$V_{DDO}$  is the output supply voltage (V).

$f$  is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

$f_r$  is the input stage refresh rate (Mbps) =  $1/t_r$  ( $\mu$ s).

$I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 6 and Figure 7 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM1280/ADuM1281 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the [ADuM128x](#).

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 28 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the [ADuM128x](#) depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 15, Figure 16, and Figure 17 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 28 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any cross-insulation voltage waveform that does not conform to Figure 16 or Figure 17 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 28.

Note that the voltage presented in Figure 17 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.




Figure 15. Bipolar AC Waveform




Figure 16. Unipolar AC Waveform





Figure 17. DC Waveform

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA  
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS  
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR  
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 18. 8-Lead Standard Small Outline Package [SOIC\_N]  
Narrow Body (R-8)  
Dimensions shown in millimeters (inches)

## ORDERING GUIDE

Model <sup>1,2,3</sup>	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Max Data Rate	Max Prop Delay, 5 V	Output Default State	Temperature Range	Package Description	Package Option
ADuM1280ARZ	2	0	1 Mbps	50	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280WARZ	2	0	1 Mbps	50	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280BRZ	2	0	25 Mbps	35	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280WBRZ	2	0	25 Mbps	35	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280CRZ	2	0	100 Mbps	24	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280WCRZ	2	0	100 Mbps	24	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281ARZ	1	1	1 Mbps	50	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281WARZ	1	1	1 Mbps	50	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281BRZ	1	1	25 Mbps	35	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281WBRZ	1	1	25 Mbps	35	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281CRZ	1	1	100 Mbps	24	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281WCRZ	1	1	100 Mbps	24	High	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285ARZ	2	0	1 Mbps	50	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285WARZ	2	0	1 Mbps	50	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285BRZ	2	0	25 Mbps	35	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285WBRZ	2	0	25 Mbps	35	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285CRZ	2	0	100 Mbps	24	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285WCRZ	2	0	100 Mbps	24	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286ARZ	1	1	1 Mbps	50	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286WARZ	1	1	1 Mbps	50	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286BRZ	1	1	25 Mbps	35	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286WBRZ	1	1	25 Mbps	35	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286CRZ	1	1	100 Mbps	24	Low	–40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286WCRZ	1	1	100 Mbps	24	Low	–40°C to +125°C	8-Lead SOIC_N	R-8

<sup>1</sup> Z = RoHS Compliant Part.

<sup>2</sup> Tape and reel are available. The addition of an “-RL7” suffix designates a 7” (1,000 units) tape and reel option.

<sup>3</sup> W = Qualified for Automotive Applications.

## AUTOMOTIVE PRODUCTS

The [ADuM1280W](#), [ADuM1281W](#), [ADuM1285W](#), and [ADuM1286W](#) models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## NOTES

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Analog Devices Inc.:

[ADUM1286ARZ](#) [ADUM1281BRZ](#) [ADUM1281CRZ-RL7](#) [ADUM1280ARZ](#) [ADUM1285ARZ](#) [ADUM1285ARZ-RL7](#)  
[ADUM1285CRZ](#) [ADUM1285BRZ](#) [ADUM1286BRZ-RL7](#) [ADUM1280CRZ-RL7](#) [ADUM1281BRZ-RL7](#) [ADUM1280ARZ-](#)  
[RL7](#) [ADUM1280BRZ](#) [ADUM1286CRZ](#) [ADUM1280CRZ](#) [ADUM1285CRZ-RL7](#) [ADUM1286BRZ](#) [ADUM1286ARZ-RL7](#)  
[ADUM1285BRZ-RL7](#) [ADUM1286CRZ-RL7](#) [ADUM1281CRZ](#) [ADUM1281ARZ-RL7](#) [ADUM1280BRZ-RL7](#)  
[ADUM1281ARZ](#)