- Wide Range of Supply Voltages Over Specified Temperature Range: T_A = -40°C to 85°C . . . 2 V to 8 V
- Fully Characterized at 3 V and 5 V
- Single-Supply Operation
- Common-Mode Input-Voltage Range Extends Below the Negative Rail and up to V_{DD} -1 V at T_A = 25°C
- Output Voltage Range Includes Negative Rail
- High Input Impedance . . . 10¹² Ω Typical
- ESD-Protection Circuitry
- Designed-In Latch-Up Immunity


description

The TLV2344 quad operational amplifier is one of a family of devices that has been specifically designed for use in low-voltage, single-supply applications. Unlike the TLV2324 which is optimized for ultra-low power, the TLV2334 is designed to provide a combination of low power and good ac performance. Each amplifier is fully functional down to a minimum supply voltage of 2 V and is fully characterized, tested, and specified at both 3-V and 5-V power supplies over a temperature range of -40°C to 85°C. The common-mode input voltage range includes the negative rail and extends to within 1 V of the positive rail.

Having a maximum supply current of only 300 μ A per amplifier over full temperature range, the TLV2334 devices offer a combination of good ac performance and microampere supply currents. From a 3-V power supply, the amplifier's typical slew rate is 0.38 V/ μ s and its bandwidth is 300 kHz. These amplifiers offer a level of ac performance greater than that of many other devices operating at comparable power levels.


The TLV2334 operational amplifiers are especially well suited for use in low current or battery-powered applications.

D OR N PACKAGE (TOP VIEW) 10UT**[1** 40UT 1IN-**∏** 2 13 T 4IN-1IN+[] 3 12 4IN+ V_{DD+}**[]** 4 11 VDD-/GND 2IN+[] 5 10**∏** 3IN+ 2N-∏ 6 9 3 3 N-20UT 7 8**П** 30UT



PW PACKAGE

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT



AVAILABLE OPTIONS

		P	ACKAGED DE	VICES	OUID
[™] A	V _{IO} max AT 25°C	SMALL OUTLINE (D)	PLASTIC TSSOP DIP (PW)		CHIP FORM (Y)
-40°C to 85°C	10 mV	TLV2334ID	TLV2334IN	TLV2334IPWLE	TLV2334Y

The D package is available taped and reeled. Add R suffix to the device type (e.g., TLV2334IDR). The PW package is only available left-end taped and reeled (e.g., TLV2334IPWLE).

LinCMOS™ is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1992, Texas Instruments Incorporated

8961724 0095355 266

POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

2-135

description (continued)


Low-voltage and low-power operation has been made possible by using the Texas Instruments silicon-gate LinCMOS technology. The LinCMOS process also features extremely high input impedance and ultra-low input bias currents making them ideal for interfacing to high-impedance sources such as in sensor circuits or filter applications.

To facilitate the design of small portable equipment, the TLV2334 is made available in a wide range of package options, including the small-outline and thin-shrink small-outline packages (TSSOP). The TSSOP package has significantly reduced dimensions compared to a standard surface-mount package. Its maximum height of only 1.1 mm makes it particularly attractive when space is critical.

The device inputs and outputs are designed to withstand –100-mA currents without sustaining latch-up. The TLV2334 incorporates internal ESD-protection circuits that prevents functional failures at voltages up to 2000 V as tested under MIL-STD 883C, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in the degradation of the device parametric performance.


TLV2334Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2334I. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. Chips may be mounted with conductive epoxy or a gold-silicon preform.





equivalent schematic (each amplifier)



† Includes all amplifiers, ESD, bias, and trim circuitry



TLV2334I, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113 - MAY 1992

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{DD.} (see Note 1)	8 V
Differential input voltage, V _{ID} (see Note 2)	
Input voltage, range V _I (any input)	–0.3 V to V _{DD}
Input current, I ₁	±5 mA
Output current, IO	±30 mA
Duration of short-circuit current at (or below) T _A = 25°C (see Note 3)	
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	–40°C to 85°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D, N,	or PW package 260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to network ground.
 - 2. Differential voltages are at the noninverting input with respect to the inverting input.
 - The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded (see application section).

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C POWER RATING
D	950 mV	7.6 mW/°C	494 mW
N	1575 mV	12.6 mW/°C	819 mW
PW	700 mV	5.6 mW/°C	364 mW

recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, VDD		2	8	٧
	V _{DD} = 3 V	-0.2	1.8	V
Common-mode input voltage, V _{IC}	V _{DD} = 5 V	-0.2	3.8	1 "
Operating free-air temperature, TA	10.000	-40	85	•c



TLV2334I, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113 - MAY 1992

electrical characteristics at specified free-air temperature

				TLV2334I						ļ
	PARAMETER	TEST CONDITIONS	TAT	٧	DD = 3 \	1	V	DD = 5 \	,	UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	1
VIO	Input offset voltage	$V_{O} = 1 \text{ V}, V_{IC} = 1 \text{ V}, R_{S} = 50 \Omega,$	25°C		0.6	10		1.1	10	
VIO	input onset voltage	$R_L = 100 \text{ k}\Omega$	Full range			12			12	mν
αVIO	Average temperature coefficient of input offset voltage		25°C to 85°C		1			1.7		μV/°C
io	Input offset current (see Note 4)	V _O = 1 V, V _{IC} = 1 V	25°C		0.1			0.1		-4
10	input disor durion (soc rects 4)	* U=1 * , * C±1 *	85°C		22	1000		24	1000	pΑ
lıв	Input bias current (see Note 4) V _O = 1 V, V _{IC} = 1	Vo = 1 V Vio = 1 V	25°C		0.6			0.6		nA.
10	mpar blad darrotti (bod 11010 4)	10-11, 10-11	85°C		175	2000		200	2000	PΛ
			_	-0.2	-0.3		-0.2	-0.3		mV
	Common mode input	25°C	to 2	to 2.3		to 4	to 4.2		V	
VICR	Common-mode input voltage range (see Note 5)			-0.2	2.3		-0.2	4.2		V V
	Totage range (see Note 5)		Full range	-0.2 to			-0.2 to			
				1.8			3.8			
Vон	High-level output voltage	V _{IC} = 1 V, V _{ID} = 100 mV,	25°C	1.75	1.9		3.2	3.9		.,
*OH	- Ingri-level output voltage	IOH = -1 mA	Full range	1.7			3			V
VOL	Low-level output voltage	V _{IC} = 1 V, V _{ID} = -100 mV,	25°C		115	150		95	150	\(
VOL.	Low-level output voltage	IOL = 1 mA	Full range			190			190	mv
A	Large-signal differential	V _{IC} = 1 V,	25°C	25	83		25	170		.,, .,
AVD	voltage amplification	R _L = 100 kΩ, See Note 6	Full range	15			15			V/mV
01100	On many and and advantage of	V _O = 1 V,	25°C	65	92		65	91		
CMRR	Common-mode rejection ratio	V _{IC} = V _{ICR} min, R _S = 50 Ω	Full range	60		Ť	60			dB
	Supply-voltage rejection ratio	V _{DD} = 3 V to 5 V,	25°C	70	94		70	94		
ksvr	(ΔVDD/ΔVIO)	$V_{IC} = 1 \text{ V}, V_{O} = 1 \text{ V},$ RS = 50 \(\Omega\)	Full range	65			65			dB
IDD	Supply current	V _O = 1 V, V _{IC} = 1 V,	25°C		320	1000		420	1120	
טטי	Cuppy Culterit	No load	Full range			1200			1600	μA

† Full range is -40°C to 85°C.

NOTES: 4. The typical values of input bias current and input offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



TLV2334I, TLV2334Y LINCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS SLOS113 - MAY 1992

operating characteristics at specified free-air temperature, V_{DD} = 3 V

PARAMETER		TEST OF	ONDITIONS	- .	TLV2334I			UNIT
	PARAMETER	IESI CC	MUITIONS	TA	MIN	TYP	MAX	UNII
SR	Clausesta et units cain	V _{IC} = 1 V,	V _{I(PP)} = 1 V, C _L = 20 pF,	25°C		0.38		1///
on	Slew rate at unity gain	R _L = 100 kΩ, C _L = 20 pF, See Figure 30		85°C	0.29			V/µs
v _n	Equivalent input noise voltage	f = 1 kHz, See Figure 31	$R_S = 100 \Omega$,	25°C		32		nV/√Hz
D	t faving on a star of a view bounds in the	Vo = VoH,	C _L = 20 pF,	25°C		34		kHz
BOM	Maximum output swing bandwidth	$R_L = 100 \text{ k}\Omega$	See Figure 30	85°C		32		KIZ
В.	Unity-gain bandwidth	V _I = 10 mV,	C _L = 20 pF,	25°C		300		kHz
B ₁	Onity-gain bandwidth	$R_L = 100 \text{ k}\Omega$	See Figure 32	85°C		235		KIZ
		V _I = 10 mV,	f = B ₁ ,	-40°C		42°		
Фm	Phase margin	C _L = 20 pF,	$R_L = 100 \text{ k}\Omega$	25°C		39°		
		See Figure 32		85°C		36°]

operating characteristics at specified free-air temperature, V_{DD} = 5 V

	PARAMETER	TEST OF	ONDITIONS	Τ.	T	LV2334		UNIT
	PARAMETER	IESI GC	PNUITIONS	TA	MIN	TYP	MAX	ONII
		V _{IC} = 1 V,	V 4.V	25°C		0.43		
SR Slew rate at unity gain	$R_L = 100 \text{ k}\Omega$	V _{I(PP)} = 1 V	85°C		0.35		1////	
l on	Siew rate at unity gam	C _L = 20 pF,	V 0.5.V	25°C		0.40		V/μs
		See Figure 30	V _{I(PP)} = 2.5 V	85°C		0.32		
٧n	Equivalent input noise voltage	f ≖ 1 kHz, See Figure 31	$R_S = 100 \Omega$,	25°C		32		nV/√Hz
	6.6	VO = VOH,	C ₁ = 20 pF,	25°C		55	-	1.11
ВОМ	Maximum output swing bandwidth	$R_L = 100 \text{ k}\Omega$	See Figure 30	85°C		45	-	kHz
	13-16	V _I = 10 mV,	C _I = 20 pF,	25°C		525		4-1-1-
B ₁	Unity-gain bandwidth	$R_L = 100 \text{ k}\Omega$	See Figure 32	85°C		370		kHz
		V _i = 10 mV,	f = B ₁ ,	-40°C		43°		
φm	Phase margin	C _L = 20 pF,	$R_L = 100 \text{ k}\Omega$	25°C		40°		
		See Figure 32		85°C		38°		



TLV2334I, TLV2334Y LinCMOS™ LOW-VOLTAGE MEDIUM-POWER QUAD OPERATIONAL AMPLIFIERS

SLOS113 - MAY 1992

electrical characteristics, T_A = 25°C

				Г	TLV2		334Y			
	PARAMETER		ONDITIONS	٧	V _{DD} = 3 V		٧	DD = 5 V	,	UNIT
		ŀ		MIN	TYP	MAX	MIN	TYP	MAX	
۷ю	Input offset voltage	V _O = 1 V, R _S = 50 Ω,	V _{IC} = 1 V R _L = 100 kΩ		0.6	10		1.1	10	mV
10	Input offset current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.1			0.1		pΑ
Iв	Input bias current (see Note 4)	V _O = 1 V,	V _{IC} = 1 V		0.6			0.6		pΑ
VICR	Common-mode input voltage range (see Note 5)			-0.2 to 2	-0.3 to 2.3		-0.2 to 4	-0.3 to 4.2		٧
Vон	High-level output voltage	V _{IC} = 1 V, I _{OH} = -1 mA	V _{ID} = 100 mV,	1.75	1.9		3.2	3.9		٧
VOL	Low-level output voltage	V _{IC} = 1 V, I _{OL} = 1 mA	$V_{ID} = -100 \text{ mV},$		115	150		95	150	mV
AVD	Large-signal differential voltage amplification	V _{IC} = 1 V, See Note 6	R _L = 100 kΩ,	25	83		25	170		V/mV
CMRR	Common-mode rejection ratio	V _O = 1 V, R _S = 50 Ω	V _{IC} = V _{ICR} min,	65	92		65	91		d₿
ksvr	Supply-voltage rejection ratio (ΔVDD/ΔVID)	V _{IC} = 1 V, R _S = 50 Ω	V _O = 1 V,	70	94		70	94		dB
מס ^ו	Supply current	V _O = 1 V, No load	V _{IC} = 1 V,		320	1000		420	1120	μΑ

NOTES: 4. The typical values of input bias current offset current below 5 pA are determined mathematically.

5. This range also applies to each input individually.

6. At $V_{DD} = 5 \text{ V}$, $V_{O} = 0.25 \text{ V}$ to 2 V; at $V_{DD} = 3 \text{ V}$, $V_{O} = 0.5 \text{ V}$ to 1.5 V.



Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	1, 2
ανιο	Input offset voltage temperature coefficient	Distribution	3, 4
		vs Output current	5
Vон	High-level output voltage	vs Supply voltage	6
	Input offset voltage temperature coefficient High-level output voltage Low-level output voltage Low-level output voltage Low-level output voltage Large-signal differential voltage amplification Input bias and offset currents Common-mode input voltage vs Temperature vs Supply voltage vs Temperature vs Supply voltage vs Temperature vs Supply current vs Temperature vs Supply voltage vs Temperature vs Supply voltage	7	
		vs Common-mode input voltage	8
VOL	Low lovel output voltage	vs Temperature	9, 11
VOL	Low-level output voltage	vs Differential input voltage	10
		vs Low-level output current	12
٨٠٠	Lorgo cignal differential voltage emplification	vs Supply voltage	13
AVD	Large-signal differential voltage amplification	vs Temperature	14
IB/IO	Input bias and offset currents	vs Temperature	15
V _{IC}	Common-mode input voltage	vs Supply current	16
	Supply current	vs Supply current	17
IDD	Supply current	vs Temperature	18
SR	Slaw rata	vs Supply voltage	19
Sn .	Siew rate	vs Temperature	20
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	21
В.	Haib, asia bandaidab	vs Temperature	22
Вţ	Unity-gain bandwidth	vs Supply voltage	23
Avd	Large-signal differential voltage amplification	vs Frequency	24, 25
		vs Supply voltage	26
Фm	Phase margin	vs Temperature	27
		vs Load capacitance	28
Vn	Equivalent input noise voltage	vs Frequency	29
	Phase shift	vs Frequency	24, 25

2-142



TYPICAL CHARACTERISTICS




Figure 1

DISTRIBUTION OF TLV2334




Figure 2

DISTRIBUTION OF TLV2334




Figure 3






Figure 4








TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS













Figure 15 Figure 16










Figure 21

Figure 22




Figure 23



2-148

TYPICAL CHARACTERISTICS

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT




Figure 24

LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE SHIFT





Figure 25







2-150

PARAMETER MEASUREMENT INFORMATION

single-supply versus split-supply test circuits

Because the TLV2334I is optimized for single-supply operation, circuit configurations used for the various tests often present some inconvenience since the input signal, in many cases, must be offset from ground. This inconvenience can be avoided by testing the device with split supplies and the output load tied to the negative rail. A comparison of single-supply versus split-supply test circuits is shown below. The use of either circuit gives the same result.




Figure 30. Unity-Gain Amplifier




Figure 31. Noise Test Circuit




Figure 32. Gain-of-100 Inverting Amplifier



PARAMETER MEASUREMENT INFORMATION

input bias current

Because of the high input impedance of the TLV2334I operational amplifier, attempts to measure the input bias current can result in erroneous readings. The bias current at normal ambient temperature is typically less than 1 pA, a value that is easily exceeded by leakages on the test socket. Two suggestions are offered to avoid erroneous measurements:

- Isolate the device from other potential leakage sources. Use a grounded shield around and between the
 device inputs (see Figure 33). Leakages that would otherwise flow to the inputs are shunted away.
- Compensate for the leakage of the test socket by actually performing an input bias current test (using a
 picoammeter) with no device in the test socket. The actual input bias current can then be calculated by
 subtracting the open-socket leakage readings from the readings obtained with a device in the test
 socket.

Many automatic testers as well as some bench-top operational amplifier testers use the servo-loop technique with a resistor in series with the device input to measure the input bias current (the voltage drop across the series resistor is measured and the bias current is calculated). This method requires that a device be inserted into a test socket to obtain a correct reading: therefore, an open-socket reading is not feasible using this method.




Figure 33. Isolation Metal Around Device Inputs (N Package)

low-level output voltage

To obtain low-level supply-voltage operation, some compromise is necessary in the input stage. This compromise results in the device low-level output voltage being dependent on both the common-mode input voltage level as well as the differential input voltage level. When attempting to correlate low-level output readings with those quoted in the electrical specifications, these two conditions should be observed. If conditions other than these are to be used, please refer to the Typical Characteristics section of this data sheet.

input offset voltage temperature coefficient

Erroneous readings often result from attempts to measure temperature coefficient of input offset voltage. This parameter is actually a calculation using input offset voltage measurements obtained at two different temperatures. When one (or both) of the temperatures is below freezing, moisture can collect on both the device and the test socket. This moisture results in leakage and contact resistance which can cause erroneous input offset voltage readings. The isolation techniques previously mentioned have no effect on the leakage since the moisture also covers the isolation metal itself, thereby rendering it useless. These measurements should be performed at temperatures above freezing to minimize error.

full-power response

Full-power response, the frequency above which the operational amplifier slew rate limits the output voltage swing, is often specified two ways: full-linear response and full-peak response. The full-linear response is

8961724 0095372 345



2-152

PARAMETER MEASUREMENT INFORMATION

generally measured by monitoring the distortion level of the output while increasing the frequency of a sinusoidal input signal until the maximum frequency is found above which the output contains significant distortion. The full-peak response is defined as the maximum output frequency, without regard to distortion, above which full peak-to-peak output swing cannot be maintained.

Because there is no industry-wide accepted value for significant distortion, the full-peak response is specified in this data sheet and is measured using the circuit of Figure 30. The initial setup involves the use of a sinusoidal input to determine the maximum peak-to-peak output of the device (the amplitude of the sinusoidal wave is increased until clipping occurs). The sinusoidal wave is then replaced with a square wave of the same amplitude. The frequency is then increased until the maximum peak-to-peak output can no longer be maintained (Figure 34). A square wave is used to allow a more accurate determination of the point at which the maximum peak-to-peak output is reached.




Figure 34. Full-Power-Response Output Signal

test time

Inadequate test time is a frequent problem, especially when testing CMOS devices in a high-volume, short-test-time environment. Internal capacitances are inherently higher in CMOS than in bipolar and BiFET devices, and require longer test times than their bipolar and BiFET counterparts. The problem becomes more pronounced with reduced supply levels and lower temperatures.

APPLICATION INFORMATION

single-supply operation

While the TLV2334I performs well using dualpower supplies (also called balanced or split supplies), the design is optimized for singlesupply operation. This includes an input commonmode voltage range that encompasses ground as well as an output voltage range that pulls down to ground. The supply voltage range extends down to 2 V, thus allowing operation with supply levels commonly available for TTL and HCMOS.

Many single-supply applications require that a voltage be applied to one input to establish a reference level that is above ground. This virtual ground can be generated using two large resistors, but a preferred technique is to use a virtual-ground generator such as the TLE2426. The TLE2426 supplies an accurate voltage equal to $V_{DD}/2$, while consuming very little power and is suitable for supply voltages of greater than 4 V.




Figure 35. Inverting Amplifier With Voltage Reference





POST OFFICE BOX 655303 ● DALLAS, TEXAS 75265

2-153

APPLICATION INFORMATION

single-supply operation (continued)

The TLV2334I works well in conjunction with digital logic; however, when powering both linear devices and digital logic from the same power supply, the following precautions are recommended:

- Power the linear devices from separate bypassed supply lines (see Figure 36); otherwise, the linear device supply rails can fluctuate due to voltage drops caused by high switching currents in the digital logic.
- Use proper bypass techniques to reduce the probability of noise-induced errors. Single capacitive
 decoupling is often adequate; however, RC decoupling may be necessary in high-frequency
 applications.




Figure 36. Common Versus Separate Supply Rails


input characteristics

The TLV2334I is specified with a minimum and a maximum input voltage that, if exceeded at either input, could cause the device to malfunction. Exceeding this specified range is a common problem, especially in single-supply operation. Note that the lower the range limit includes the negative rail, while the upper range limit is specified at $V_{DD}-1$ V at $T_A=25^{\circ}$ C and at $V_{DD}-1.2$ V at all other temperatures.

The use of the polysilicon-gate process and the careful input circuit design gives the TLV2334I very good input offset voltage drift characteristics relative to conventional metal-gate processes. Offset voltage drift in CMOS devices is highly influenced by threshold voltage shifts caused by polarization of the phosphorus dopant implanted in the oxide. Placing the phosphorus dopant in a conductor (such as a polysilicon gate) alleviates the polarization problem, thus reducing threshold voltage shifts by more than an order of magnitude. The offset voltage drift with time has been calculated to be typically 0.1 μ V/month, including the first month of operation.

Because of the extremely high input impedance and resulting low bias-current requirements, the TLV2334I is well suited for low-level signal processing; however, leakage currents on printed-circuit boards and sockets can easily exceed bias-current requirements and cause a degradation in device performance. It is good practice to include guard rings around inputs (similar to those of Figure 33 in the Parameter Measurement Information section). These guards should be driven from a low-impedance source at the same voltage level at the common-mode input (see Figure 37).

The inputs of any unused amplifiers should be tied to ground to avoid possible oscillation.





2-154

APPLICATION INFORMATION

input characteristics (continued)




Figure 37. Guard-Ring Schemes

noise performance

The noise specifications in operational amplifier circuits are greatly dependent on the current in the first-stage differential amplifier. The low input bias current requirements of the TLV2334I results in a very low noise current, which is insignificant in most applications. This feature makes the device especially favorable over bipolar devices when using values of circuit impedance greater than 50 k Ω , since bipolar devices exhibit greater noise currents.

feedback

Operational amplifier circuits nearly always employ feedback, and since feedback is the first prerequisite for oscillation, a little caution is appropriate. Most oscillation problems result from driving capacitive loads and ignoring stray input capacitance. A small-value capacitor connected in parallel with the feedback resistor is an effective remedy (see Figure 38). The value of this capacitor is optimized empirically.




Figure 38. Compensation for Input Capacitance

electrostatic-discharge protection

The TLV2334 incorporates an internal electro-static-discharge (ESD)-protection circuit that prevents functional failures at voltages up to 2000 V as tested under MIL-STD-883C, Method 3015.2. Care should be exercised, however, when handling these devices as exposure to ESD may result in the degradation of the device parametric performance. The protection circuit also causes the input bias currents to be temperature dependent and have the characteristics of a reverse-biased diode.

latch-up

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLV2334I inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques should be used to reduce the chance of latch-up whenever possible. Internal protection diodes



■ 8961724 0095375 054 🛚

2-155

APPLICATION INFORMATION

should not by design be forward biased. Applied input and output voltage should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

The current path established if latch-up occurs is usually between the positive supply rail and ground and can be triggered by surges on the supply lines and/or voltages on either the output or inputs that exceed the supply voltage. Once latch-up occurs, the current flow is limited only by the impedance of the power supply and the forward resistance of the parasitic thyristor and usually results in the destruction of the device. The chance of latch-up occurring increases with increasing temperature and supply voltages.

output characteristics

The output stage of the TLV2334I is designed to sink and source relatively high amounts of current (see Typical Characteristics). If the output is subjected to a short-circuit condition, this high-current capability can cause device damage under certain conditions. Output current capability increases with supply voltage.

Although the TLV2334I possesses excellent high-level output voltage and current capability, methods are available for boosting this capability if needed. The simplest method involves the use of a pullup resistor (Rp) connected from the output to the positive supply rail (see Figure 39). There are two disadvantages to the use of this circuit. First, the NMOS pulldown transistor N4 (see equivalent schematic) must sink a comparatively large amount of current. In this circuit, N4 behaves like a linear resistor with an on resistance between approximately 60Ω and 180Ω , depending on how hard the operational amplifier input is driven. With very low values of Rp, a voltage offset from 0 V at the output occurs. Secondly, pullup resistor Rp acts as a drain load to N4 and the gain of the operational amplifier is reduced at output voltage levels where N5 is not supplying the output current.




Figure 39. Resistive Pullup to Increase VOH




Figure 40. Test Circuit for Output Characteristics

All operating characteristics of the TLV2334I are measured using a 20-pF load. The device drives higher capacitive loads; however, as output load capacitance increases, the resulting response pole occurs at lower frequencies thereby causing ringing, peaking, or even oscillation (see Figure 41). In many cases, adding some compensation in the form of a series resistor in the feedback loop alleviates the problem.

2-156

APPLICATION INFORMATION

output characteristics (continued)




Figure 41. Effect of Capacitive Loads