TOSHIBA TC9322FA/FB

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9322FA, TC9322FB

SINGLE CHIP DTS MICROCONTROLLER (DTS-21)

The TC9322FA and TC9322FB are a 4bit CMOS microcontroller for signal chip digital tuning systems. It is capable of functioning at a low voltage of 3V and features a built-in prescaler of operating 230MHz, PLL and LCD drivers.

The CPU has 4bit parallel addition and subtraction instructions (e.g., Al, SI), logic operation instructions (e.g., OR, AND), composite judging and compare instructions (e.g., TM, SL), and time-base functions.

The package is an pin 64, 0.5/0.65-mm-pitch quad flat pack package. In addition to various input/output ports and a dedicated key-input port, which are controlled by powerful input/output instructions (IN 1, 2, OUT 1, 2), there are many dedicated LCD pins, a buzzer port, a 6bit A/D converter, an IF counter, and other pins. Low-voltage and low-current consumption make this

microcontroller suitable for portable DTS equipment.

TC9322FA LQFP64-P-1010-0.50 TC9322FB QFP64-P-1212-0.65

Weight LQFP64-P-1010-0.50 : 0.32g (Typ.) : 0.45g (Typ.) QFP64-P-1212-0.65

FEATURES

- 4bit microcontroller for digital tuning systems.
- Operating voltage $V_{DD} = 1.8 \sim 3.6 \text{V}$, with low current consumption because of CMOS circuitry (with only CPU operating, when $V_{DD} = 3V$, $I_{DD} = 80 \mu A$ Max.)
- Built-in prescaler (1/2 fixed divider +2 modulus prescaler : fmax≥230MHz)
- Features built-in 1/3-duty, 1/2-bias LCD drivers and a built-in 3V booster circuit for the display.
- Data memory (RAM) and ports are easily backed up.
- Program memory (ROM): 16bit × 3072 steps
- Data memory (RAM) : 4bit × 192 words
- 62-instruction set (all one-word instructions)

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


 The products described in this document are subject to the foreign exchange and foreign trade laws.

 The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


 The information contained herein is subject to change without notice.
- The information contained herein is subject to change without notice.

- Instruction execution time : 40μ s (with 75kHz crystal) (MVGS, DAL instructions : 80μ s)
- Many addition and subtraction instructions (12 types addition, 12 types subtraction)
- Powerful composite judging instructions (TMTR, TMFR, TMT, TMF, TMTN, TMFN)
- Data can be transmitted between addresses on the same row. (MVSR instruction)
- Register indirect transfer available (MVGD, MVGS instruction).
- 16 powerful general registers (located in RAM)
- Stack levels : 2
- JUMP or CAL instruction can be used anywhere in the 3072 steps of program memory (ROM) as there are no pages or fields.
- 16bit of any address in the 1024 steps in program memory (ROM) can be referenced (DAL instruction).
- Features independent frequency input pins (FM_{IN} and AM_{IN}) and two (DO1 and DO2) phase comparison outputs for FM / VHF and AM.
- Seven reference frequencies can be selected by program.
- Powerful input/output instructions (IN 1, 2, OUT 1, 2)
- Dedicated input ports ($K_0 \sim K_3$) for key input. 26 LCD drive pins (69 segments maximum) available.
- 17 I/O ports: 10 with input/output programmable in 1bit units, and 7 output-only port. The 2 IF_{IN}, and DO1 pins can be switched by instruction to IN (input-only) or OT (output-only).
- Three back-up modes available by instruction : only CPU operation, crystal oscillation only, clock stop.
- Features a built-in 2Hz timer F/F and a built-in 10/100Hz interval pulse output (internal port for time base).
- Allows PLL lock status detection.
- 8 of the LCD segment outputs (S₁₆~S₂₃) can also operate as key return timing outputs (KR₀~KR₇). The I/O ports are not dedicated key return timing outputs but can have other uses as well.
- Built-in 20bit, general-purpose IF counter can detect stations during auto-tuning by counting the intermediate frequencies of each band.
- Built-in 8bit buzzer output circuit can produce 254 different tone signals.
- Features a built-in 2-channel, 6bit A/D converter.
- To prevent CPU malfunctions, a built-in supply voltage drop detection circuit shuts down the CPU when voltage falls below 1.5V.

PIN CONNECTION



BLOCK DIAGRAM



EXPLANATION OF FUNCTION

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
1	COM1		Output common signals to the LCD panel. Through a matrix with pins $S_1 \sim S_{23}$, a maximum of 69 segments can	∨LCD
2	COM2	LCD common output	be displayed. Three levels, V _{LCD} , V _{EE} , and GND, are output at 83Hz every 2ms. V _{FF} is output after SYSTEM RESET and	VEE VEE
3	сомз		CLOCK STOP are released, and a common signal is output after the DISP OFF bit is set to "0".	
4~18	S ₁ ~S ₁₅	LCD segment output	Segment signal output pins for the LCD panel. Together with COM1, COM2, and COM3, a matrix is formed that can display a maximum of 69 segments.	V _{LCD}
19~26	S ₁₆ / KR ₇ S ₂₃ / KR ₀	LCD segment output / Key return timing output	The signals for the key matrix and the segment signals from pins $S_{16}/KR_7 \sim S_{23}/KR_0$ are output on a time division basis. $4 \times 8 = 32$ key matrix can be created in conjunction with key input ports $K_0 \sim K_3$.	
27~30	K ₀ ~K ₃	Key input ports	4bit input ports for key matrix input. Combined in a matrix with key return timing outputs of the LCD segment pins, data from a maximum of $4 \times 8 = 32$ keys can be input and pins are pulled up. On the key seteutining output pins, data from $4 \times 6 = 24$ keys can be input and pins are pulled down. The WAIT mode is released when high level is applied to key input ports set to pull-down.	R INI
31~36	T ₀ ~T ₅	Key return timing output port	These ports output the timing signal for key matrix. To form the key matrix, load resistance has been built-in the N-channel side. When the key matrix combined with push-key, that does not need a key matrix diode.	Row
37~40	P1-0 { P1-3	I/O port 1	The input and output of these 4bit I/O ports can be programmed in 1bit units. By altering the input to I/O ports set to input, the CLOCK STOP and WAIT modes can be released, and the MUTE bit of the MUTE pin can be set to "1".	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
41~44	P2-0 P2-1 / ADIN1 P2-2 / ADIN2 P2-3 / DC-REF	I/O port 2 /AD analog voltage input /AD analog voltage input /Reference voltage input	4bit I/O ports. Input and output may be programmed in 1bit units. Pins P2-1 through P2-2 can also be used for analog input to the built-in 6bit, 2-channel A/D converter. Conversion time of the built-in A/D converter using the successive comparison method is 280µs. The necessary pin can be programmed to AD analog input in 1bit units, and P2-3 can be set to the reference voltage input. Internal power supply (VDD) or constant voltage (VEE) can be used as the reference voltage. In addition, constant voltage (VEE) can be input to the AD analog input so battery voltage, etc., can be easily detected. The reference voltage input, for which a built-in operational amp is used, has high impedance. The A/D converter, and their control are all executed by program.	To A/D converter (P2-0 pin is excluded)
45~46	P3-0 P3-1 / BUZR	I/O port 3 /Buzzer output	2bit I/O ports, whose input/output can be programmed in 1bit units. The P3-1 pin also functions as the output for the built-in buzzer circuit. The buzzer sound can be output in 254 different tones between 18.75kHz and 147Hz, and at a duty of 50%. The buzzer output, and all associated controls can be programmed.	
47	MUTE	Muting output port	1bit output port. Normally, this port is used for muting control signal output. This pin can set the internal MUTE bit to "1" according to a change in the input of I/O port 1. MUTE bit output logic can be changed; PLL phase difference can also be output using this pin.	
48	TEST	TEST mode control input	Input pin used for controlling TEST mode. High level indicates TEST mode, while low level indicates normal operation. The pin is normally used at low level or no-connection (NC). (A pull-down resistor is built-in).	RINZ WINZ

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
49	HOLD	HOLD mode control input	Input pin for request/release HOLD mode. Normally, this pin is used to input radio mode selection signals or battery detection signals. HOLD mode includes CLOCK STOP mode (stops crystal oscillation) and WAIT mode (halts CPU). Setting is implemented with the CKSTP instruction or the WAIT instruction. When the CKSTP instruction is executed, request/release of the HOLD mode depends on the internal MODE bit. If the MODE bit is "0" (MODE-0), executing the CKSTP instruction while the HOLD pin is at low level stops the clock generator and the CPU and changes to memory back-up mode. If the MODE bit is "1" (MODE-1), executing the CKSTP instruction enters memory back-up mode regardless of the level of the HOLD pin. Memory back-up is released when the HOLD pin goes high in MODE-0, or when the level of the HOLD pin level in MODE-1. When memory back-up mode is entered by executing a WAIT instruction, any change in the HOLD pin input releases the mode. In memory back-up mode, current consumption is low (below 10µA), and all the output pins (e.g., display output, output ports) are automatically set to low level.	
50	IF _{IN} /IN	IF signal input/ Input port	IF counter's IF signal input pin for counting the IF signals of the FM and AM bands and detecting the automatic stop position. The input frequency is between 0.35~12MHz (0.2V _{p-p} (Min)). A built-in input amp and C coupling allow operation at low-level input. The IF counter is a 20bit counter with optional gate times of 1, 4, 16, and 64ms. 20 bits of data can be readily stored in memory. This input pin can be programmed for use as an input port (IN port). CMOS input is used when the pin is set as an IN port.	R _{fIN2}

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
51 52	DO1/OT	Phase comparison output / Output port Phase comparison output	PLL's phase comparison tri-state output pins. When the programmable counter's prescaler output is higher than the reference frequency, output is at high level. When output is lower than the reference frequency, output is at low level. When output equals the reference frequency, high impedance output is obtained. Because DO1 and DO2 are output in parallel, optimal filter constants can be designed for the FM/VHF and AM bands. Pin DO1 can be programmed to high impedance or programmed as an output port (OT). Thus, the pins can be used to improve lock-up time or used as output ports.	
56	V _{DD}	Power-supply	Pins to which power is applied. Normally, V _{DD} = 1.8~3.6V (3.0V Typ.) is applied. In back-up mode (when CKSTP instructions are being executed), voltage can be lowered to 1.0V. If voltage falls below 1.5V while the CPU is operating, the CPU stops to prevent malfunction (STOP mode). When the voltage rises above 1.5V, the CPU restarts. STOP mode can be detected by checking the STOP F/F bit. If necessary, execute initialization or adjust clock by program.	✓ VDD
53	GND	Power-supply pins	When detecting or preventing CPU malfunctions using an external circuit, STOP mode can be invalidated and rendered non-operative by program. In that case, all four bits of the internal TEST port should be set to "1". If more than 1.8V is applied when the pin voltage is 0, the device's system is reset and the program starts from address "0". (Power on reset) (Note) To operate the power on reset, the power supply should start up in 10~100ms.	GND

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
54	FMIN	FM programmable counter input	Programmable counter input pin for FM, VHF band. The 1/2+pulse swallow system (VHF mode) and the pulse swallow system (FM mode) are selectable freely by program. At the VHF mode, local oscillation output (VCO output) of 50~230MHz (0.2V _{p-p} (Min)) is input and FM mode, 40~130MHz (0.2V _{p-p} (Min)) is input. A built-in input amp and C coupling allow operation at low-level input. (Note) When in the PLL OFF mode or when set to AMIN input, the input is pulled down.	REFINE TO THE PARTY OF THE PART
55	AMIN	AM local oscillator signal input	Programmable counter input pin for AM band. The pulse swallow system (HF mode) and direct dividing system (LF mode) are freely selectable by program. At the HF mode, local oscillation output (VCO output) of 1~45MHz (0.2V _{p-p} (Min)) is input and LF mode, 0.5~12MHz (0.2V _{p-p} (Min)) is input. Built-in input amp operates with low-level input using a C coupling. (Note) When in PLL OFF mode or when set to FM _{IN} input, the input is pulled down.	
57	RESET	Reset input	Input pin for system reset signals. RESET takes place while at low level; at high level, the program starts from address "0". Normally, if more than 1.8V is supplied to V _{DD} when the voltage is 0, the system is reset (Power on reset). Accordingly, this pin should be set to high level during operation.	
58	X _{OUT}		Crystal oscillator pins. A reference 75kHz crystal oscillator is connected to the X _{IN} and X _{OUT} pins.	NOUT REXT
59	Χ _{IN}	Crystal oscillator pins	The oscillator stops oscillating during CKSTP instruction execution. The V _{XT} pin is the power supply for the	× × × × × × × × × × × × × × × × × × ×
60	V_{XT}		crystal oscillator. A stabilizing capacitor (0.47 μ F Typ.) is connected.	## ### ###############################

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
61	V _{LCD}		Voltage doubler boosting pin for driving the LCD. A capacitor (0.1 \(\mu \) F Typ.) is connected to boost the voltage. The V _{LCD} pin outputs voltage (3.0V),	
62	C ₁	Voltage doubler boosting pin	which has been doubled from the constant voltage (V _{EE} : 1.5V) using the capacitors connected between C ₁ and C ₂ . That potential is supplied to the LCD drivers. If the internal V _{LCD} OFF bit is set to "1" by program, an external power	JVLCD
63	C ₂		supply can be input through the V _{LCD} pin to drive the LCD. At this time, the V _{LCD} /2 potential, whose V _{LCD} voltage is divided using registers, is output from the C ₂ pin.	
64	V _{EE}	Constant voltage supply pin	1.5V constant voltage supply pin for driving the LCD. A stabilizing capacitor (0.1 μ F Typ.) is connected. This is a reference voltage for the A/D converter, key input, and the LCD common output's bias potential.	_

- (Note 1) When the device is reset (voltage higher than 1.8V, or when RESET = low→high) I/O ports are set to input, the pins for I/O ports and additional functions (e.g., A/D converter) are set to I/O port input pins, while the IF_{IN}/IN pins become IF input pins.
- (Note 2) When in PLL OFF mode (when the three bits in the internal reference ports all show "1"), the IF_{IN} and FM_{IN}, AM_{IN} pins are pulled down, and DO1 and DO2 are at high impedance.
- (Note 3) When in CLOCK STOP mode (during execution of CKSTP instruction), the output ports and the LCD output pins are all at low level, while the constant voltage circuit (V_{EE}), the voltage doubler circuit (V_{LCD}), and the power supply for the crystal oscillator (V_{XT}) are all off.
- (Note 4) When the device is being reset, the contents of the output ports and internal ports are undefined and initialization by program is necessary.

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V_{DD}	-0.3~4.0	V
Input Voltage	V _{IN}	-0.3~V _{DD} +0.3	V
Power Dissipation	PD	100	mW
Operating Temperature	T _{opr}	- 10∼60	°C
Storage Temperature	T _{stg}	- 55∼125	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise noted, Ta = 25°C, V_{DD} = 3.0V)

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITI		MIN.	TYP.	MAX.	UNIT
Range Of Operating Supply Voltage	V _{DD}	_		*	1.8	3.0	3.6	v
Range Of Memory Retention Voltage	V _{HD}	_	Crystal ocillation stopp (CKSTP instruction exe	- x	1.0	~	3.6	v
	l		Under ordinary operation and PLL on operation, no output load FM _{IN} = 230MHz input		1	7.0	12	0
	^I DD1	_	Under ordinary operation and PLL on operation, no output load FMIN = 130MHz input			6.0	10	mΑ
Operating Current	I _{DD2}	_	Under CPU operation only (PLL off, display turned on)	V _{DD} = 3.0V	_	40	80	
	I _{DD3}	_	Soft Wait mode (Crystal oscllator, displ operating, CPU stoppe	-		25	50	μ A
	I _{DD4}	_	Hard Wait mode (Crystal oscillator oper	ating only)		15	30	
Memory Retention Current	lHD	_	Crystal oscillation stop (CKSTP instruction exe	•	_	0.1	10	
Crystal Oscillation Frequency	fXT	_		*	_	75	_	kHz
Crystal Oscillation Startup Time	t _{ST}	_	Crystal oscillation f_{XT}	= 75kHz	_		1.0	s

For conditions marked by an asterisk (*), guaranteed when $V_{DD} = 1.8 \sim 3.6 V$, $T_{a} = -10 \sim 60 ^{\circ} C$.

CHARAC	TERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Voltage dou	ıbler circuit							
Voltage Do Reference \		V _{EE}	I	GND reference (V _{EE})	1.3	1.5	1.7	٧
Constant Vo Temperatur Characterist	e	DV	1	GND reference (V _{EE})		- 5		mV/°C
Voltage Do Boosting Vo		V _{LCD}	_	GND reference (V _{LCD})	2.6	3.0	3.4	V
Operating fi	requency ra	nges for	prog	rammable counter and IF counter				
FM _{IN} (VHF	Mode)	fVHF	_	Sine wave input when $V_{IN} = 0.2V_{p-p}$ *	50	~	230	
FMIN (FM N	Mode)	f _{FM}	_	Sine wave input when $V_{IN} = 0.2V_{p-p}$ *	40	~	130	
AMIN (HF N	Mode)	fHL		Sine wave input when $V_{IN} = 0.2V_{p-p}$ *	1	~	45	MHz
AM _{IN} (LF N	lode)	fLF	_	Sine wave input when V _{IN} = 0.2V _{p-p} *	0.5	~	12	
IFIN		fIF	_	Sine wave input when V _{IN} = 0.2V _{p-p} *	0.35	~	12	
Input Ampl	itude	V _{IN}		FM _{IN} , AM _{IN} , IF _{IN} input *	0.2	~	V _{DD} - 0.8	V _{p-p}
LCD commo	n output/s	egment c	utpu	t (COM1~COM3, S ₁ ~S ₂₃)				
	"H" Level	I _{OH1}		V _{LCD} = 3V, V _{OH} = 2.7V	- 0.5	- 1.0	_	
	"L" Level	lOL1		V _{LCD} = 3V, V _{OL} = 0.3V	0.5	1.0		mA
Output Vol Level	tage 1/2	V _{BS}	_	No load	1.3	1.5	1.7	V
HOLD input	port							
Input Leak	•	I _{LI}	_	V _{IH} = 3.0V, V _{IL} = 0V	_	_	± 1.0	μ A
Input	"H" Level	V _{IH1}	_		2.4	~	3.0	.,
	"L" Level	V _{IL1}	_	_	0	~	1.2	V
A/D conver	ter (A / D _{IN}	1, A/D _{IN} ;	2, DC	-REF)				
Analog Inp Range				AD _{IN1} , AD _{IN2}	0	~	V _{DD}	V
Analog Ref Voltage Rai		V _{REF}	_	DC-REF, V _{DD} = 2.0~3.6V	1.0	~	V _{DD} ×0.9	V
Resolution		V _{RES}	_	_	 	6.0	_	bit
Conversion Error	Total	_	_	V _{DD} = 2.0~3.6V	-	± 1.0	± 4.0	LSB
Analog Inp	ut Leak	I _{LI}	_	$V_{IH} = 3.0V$, $V_{IL} = 0V$ (AD _{IN1} , AD _{IN2} , DC-REF)	_	_	± 1.0	μΑ

For conditions marked by an asterisk (*), guaranteed when $V_{DD} = 1.8 \sim 3.6 V$, $T_{a} = -10 \sim 60 ^{\circ} C$.

CHARACTERISTIC SYMI	TEST OL CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
---------------------	-------------------------	----------------	------	------	------	------

KEY input port $(K_0 \sim K_3)$

N-ch / P-ch	Input	D			75	150	300	$\mathbf{k}Ω$
Resistance		R _{IN1}	-	_	/5	150	300	K77
Input	"H" Level	V _{IH2}	_	When input with pull-down resistance	1.8	~	3.0	V
Voltage	"L" Level	V _{IL2}	_	When input with pull-down resistance	0	١.	0.3	V
Input	"H" Level	V _{IH3}	_	When input with pull-up resistance	2.7	١.	3.0	V
Voltage	"L" Level	V _{IL3}	_	When input with pull-up resistance	0	١.	1.2	V
Input Leal	Current	li i		When input resistance off,			± 1.0	μ A
Imput Lear	Current	¹ LI		$V_{IH} = 3.0V, V_{IL} = 0V$			∸ 1.0	μ A

Timing output port (T0~T5)

Output	"H" Level	I _{OH1}	_	V _{OH} = 2.7V	- 0.5	- 1.0	1	mΑ
Current	"L" Level	lOL1	_	$V_{OL} = 0.3V$, Use LCD key-return mode	0.5	1.0	1	ША
N-ch Load	Resistance	RON	_	No used LCD key-return mode	75	150	300	$\mathbf{k}\Omega$

DO1/OT, DO2 output; MUTE output

Output	"H" Level	I _{OH1}	_	V _{OH} = 2.7V	- 0.5	- 1.0	1	mΑ
Current	"L" Level	l _{OL1}		$V_{OL} = 0.3V$	0.5	1.0		IIIA
Output Off Leak		1—.		Vтін = 3.0V. Vтії = 0V (DO1, DO2)			± 100	nA
Current		'TL	_	$V_{TLH} = 3.0V, V_{TLL} = 0V (DO1, DO2)$	-	_	± 100	na l

General-purpose I/O ports (P1-0~P3-1)

Output	"H" Level	I _{OH1}	_	V _{OH} = 2.7V	- 0.5	- 1.0	_	mΑ
Current	"L" Level	lOL1	_	$V_{OL} = 0.3V$	0.5	1.0		ША
Input Leak Current		ILI	_	$V_{IH} = 3.0V$, $V_{IL} = 0V$	_	_	± 1.0	μ A
Input	"H" Level	V _{IH4}	_		2.4	٧	3.0	V
Voltage	"L" Level	V _{IL4}	_	1	0	~	0.6	٧


IN, RESET input port

Input Leak	Current	ILI		$V_{IH} = 3.0V$, $V_{IL} = 0V$	_		± 1.0	μ A
Input	"H" Level	V _{IH4}	_		2.4	~	3.0	V
Voltage	"L" Level	V _{IL4}	_	I	0	~	0.6	V

CHARACTERISTIC	SYMBOL	TEST CIR- CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT		
Others									
Input Pull-Down Resistance	R _{IN2}	_	(TEST)	25	50	100	$\mathbf{k}\Omega$		
X _{IN} Amp Feedback Resistance	R _{fXT}	_	(X _{IN} -X _{OUT})	_	20	_	Ω M		
X _{OUT} Output Resistance	ROUT		(X _{OUT})	_	3	_	kΩ		
Input Amp Feedback	R _{fIN1}	_	(FM _{IN} , AM _{IN})	150	300	600	kΩ		
Resistance	R _{fIN2}	_	(IF _{IN})	500	1000	2000	K12		
Voltage Used To Detect Supply Voltage Drop	V _{STP}	I	(V _{DD})	1.3	1.5	1.6	V		
Supply Voltage Drop Detection Temperature Characteristics	Dş	_	(V _{DD})	_	- 2	_	mV/°C		

PACKAGE DIMENSIONS


LQFP64-P-1010-0.50 Unit: mm





Weight: 0.32g (Typ.)

PACKAGE DIMENSIONS

QFP64-P-1212-0.65 Unit: mm







Weight: 0.45g (Typ.)