

## DRV5053 Analog-Bipolar Hall Effect Sensor

### 1 Features

- Linear Output Hall Sensor
- Superior Temperature Stability
  - Sensitivity  $\pm 10\%$  Over Temperature
- High Sensitivity Options:
  - $-11$  mV/mT (OA, See [Figure 17](#))
  - $-23$  mV/mT (PA)
  - $-45$  mV/mT (RA)
  - $-90$  mV/mT (VA)
  - $+23$  mV/mT (CA)
  - $+45$  mV/mT (EA)
- Supports a Wide Voltage Range
  - 2.5 to 38 V
  - No External Regulator Required
- Wide Operating Temperature Range
  - $T_A = -40$  to  $125^\circ\text{C}$  (Q, see [Figure 17](#))
- Amplified Output Stage
  - 2.3-mA Sink, 300  $\mu\text{A}$  Source
- Output Voltage: 0.2 ~ 1.8 V
  - $B = 0$  mT,  $\text{OUT} = 1$  V
- Fast Power-On: 35  $\mu\text{s}$
- Small Package and Footprint
  - Surface Mount 3-Pin SOT-23 (DBZ)
    - 2.92 mm  $\times$  2.37 mm
  - Through-Hole 3-Pin TO-92 (LPG)
    - 4.00 mm  $\times$  3.15 mm
- **Protection Features**
  - Reverse Supply Protection (up to  $-22$  V)
  - Supports up to 40-V Load Dump
  - Output Short-Circuit Protection
  - Output Current Limitation

### 2 Applications

- Flow Meters
- Docking Adjustment
- Vibration Correction
- Damper Controls

### 3 Description

The DRV5053 device is a chopper-stabilized Hall IC that offers a magnetic sensing solution with superior sensitivity stability over temperature and integrated protection features.

The 0- to 2-V analog output responds linearly to the applied magnetic flux density, and distinguishes the polarity of magnetic field direction. A wide operating voltage range from 2.5 to 38 V with reverse polarity protection up to  $-22$  V makes the device suitable for a wide range of industrial and consumer applications.


Internal protection functions are provided for reverse supply conditions, load dump, and output short circuit or overcurrent.

**Device Information<sup>(1)</sup>**


PART NUMBER	PACKAGE	BODY SIZE (NOM)
DRV5053	SOT-23 (3)	2.92 mm $\times$ 1.30 mm
	TO-92 (3)	4.00 mm $\times$ 3.15 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

**Output State**



**Device Packages**



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.1 Overview .....	<b>8</b>
<b>2 Applications</b> .....	<b>1</b>	7.2 Functional Block Diagram .....	<b>8</b>
<b>3 Description</b> .....	<b>1</b>	7.3 Feature Description .....	<b>9</b>
<b>4 Revision History</b> .....	<b>2</b>	7.4 Device Functional Modes .....	<b>11</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>8 Application and Implementation</b> .....	<b>12</b>
<b>6 Specifications</b> .....	<b>4</b>	8.1 Application Information .....	<b>12</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	8.2 Typical Applications .....	<b>12</b>
6.2 ESD Ratings .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>14</b>
6.3 Recommended Operating Conditions .....	<b>4</b>	<b>10 Device and Documentation Support</b> .....	<b>15</b>
6.4 Thermal Information .....	<b>4</b>	10.1 Device Support .....	<b>15</b>
6.5 Electrical Characteristics .....	<b>5</b>	10.2 Community Resources .....	<b>16</b>
6.6 Switching Characteristics .....	<b>5</b>	10.3 Trademarks .....	<b>16</b>
6.7 Magnetic Characteristics .....	<b>5</b>	10.4 Electrostatic Discharge Caution .....	<b>16</b>
6.8 Typical Characteristics .....	<b>7</b>	10.5 Glossary .....	<b>16</b>
<b>7 Detailed Description</b> .....	<b>8</b>	<b>11 Mechanical, Packaging, and Orderable Information</b> .....	<b>16</b>

## 4 Revision History



Changes from Revision B (September 2014) to Revision C	Page
• Corrected body size of SOT-23 package and SIP package name to TO-92 .....	<b>1</b>
• Added $B_{MAX}$ to <i>Absolute Maximum Ratings</i> .....	<b>4</b>
• Removed table note from junction temperature .....	<b>4</b>
• Updated the typical value for $B_N$ and $V_N$ for each version .....	<b>5</b>
• Updated <a href="#">Figure 6</a> .....	<b>7</b>
• Updated the <i>Functional Block Diagram</i> .....	<b>8</b>
• Updated <a href="#">Output Stage</a> .....	<b>11</b>
• Updated package tape and reel options for M and blank .....	<b>15</b>
• Added <a href="#">Community Resources</a> .....	<b>16</b>

Changes from Revision A (August 2014) to Revision B	Page
• Updated high sensitivity options .....	<b>1</b>
• Updated the sensitivity device values and typicals. Updated typical and max values for DRV5053VA: –80 mV/mT .....	<b>6</b>
• Updated <i>Typical Characteristics</i> graphs .....	<b>7</b>

Changes from Original (May 2014) to Revision A	Page
• Updated device status to production data .....	<b>1</b>
• Changed the maximum $T_J$ value from 175°C to 150°C .....	<b>4</b>
• Updated <i>Magnetic Characteristics</i> table. ....	<b>5</b>

## 5 Pin Configuration and Functions

For additional configuration information, see [Device Markings](#) and [Mechanical, Packaging, and Orderable Information](#).



**Pin Functions**

PIN			TYPE	DESCRIPTION
NAME	DBZ	LPG		
GND	3	2	GND	Ground pin
V <sub>CC</sub>	1	1	Power	2.5 to 38 V power supply. Bypass this pin to the GND pin with a 0.01-μF (minimum) ceramic capacitor rated for V <sub>CC</sub> .
OUT	2	3	Output	Hall sensor analog output. 1 V output corresponds to B = 0 mT

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Power supply voltage	$V_{CC}$	–22 <sup>(2)</sup>	40	V
	Voltage ramp rate ( $V_{CC}$ ), $V_{CC} < 5$ V	Unlimited		V/ $\mu$ s
	Voltage ramp rate ( $V_{CC}$ ), $V_{CC} > 5$ V	0	2	
Output pin voltage		–0.5	2.5	V
Output pin reverse current during reverse supply condition		0	–20	mA
Magnetic flux density, $B_{MAX}$		Unlimited		
Operating junction temperature, $T_J$		–40	150	°C
Storage temperature, $T_{stg}$		–65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Ensured by design. Only tested to –20 V.

### 6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		±2500	V
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>		±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Power supply voltage	2.5	38	V
$V_{OUT}$	Output pin voltage (OUT)	0	2	V
$I_{SOURCE}$	Output pin current source (OUT)	0	300	$\mu$ A
$I_{SINK}$	Output pin current sink (OUT)	0	2.3	mA
$T_A$	Operating ambient temperature	–40	125	°C

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		DRV5053		UNIT
		DBZ (SOT-23)	LPG (TO-92)	
		3 PINS	3 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	333.2	180	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	99.9	98.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	66.9	154.9	°C/W
$\psi_{JT}$	Junction-to-top characterization parameter	4.9	40	°C/W
$\psi_{JB}$	Junction-to-board characterization parameter	65.2	154.9	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLIES (V<sub>CC</sub>)</b>						
V <sub>CC</sub>	V <sub>CC</sub> operating voltage		2.5		38	V
I <sub>CC</sub>	Operating supply current	V <sub>CC</sub> = 2.5 to 38 V, T <sub>A</sub> = 25°C		2.7		mA
		V <sub>CC</sub> = 2.5 to 38 V, T <sub>A</sub> = 125°C		3	3.6	
t <sub>on</sub>	Power-on time			35	50	μs
<b>PROTECTION CIRCUITS</b>						
V <sub>CCR</sub>	Reverse supply voltage		–22			V
I <sub>OCPSOURCE</sub>	Overcurrent protection level	Sourcing current		300		μA
I <sub>OCPSINK</sub>	Overcurrent protection level	Sinking current		2.3		mA

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG OUTPUT (OUT)</b>						
t <sub>d</sub>	Output delay time	T <sub>A</sub> = 25°C		13	25	μs

## 6.7 Magnetic Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT <sup>(1)</sup>
V <sub>Q</sub>	Quiescent output	B = 0 mT T <sub>A</sub> = –40°C to 125°C	0.9	1.02	1.15	V
f <sub>BW</sub>	Bandwidth <sup>(2)</sup>		20			kHz
B <sub>N</sub>	Input-referred noise <sup>(3)</sup>	C <sub>OUT</sub> = 50 pF T <sub>A</sub> = –40°C to 125°C	0.40	0.49	0.79	mT <sub>pp</sub>
Le	Linearity <sup>(4)</sup>	–B <sub>SAT</sub> < B < B <sub>SAT</sub>		1%		
V <sub>OUT MIN</sub>	Output saturation voltage (min)	B < –B <sub>SAT</sub>			0.2	V
V <sub>OUT MAX</sub>	Output saturation voltage (max)	B > B <sub>SAT</sub>	1.8			V
<b>DRV5053OA: –11 mV/mT</b>						
S	Sensitivity	V <sub>CC</sub> = 3.3 V T <sub>A</sub> ≈ –40°C to 125°C	–17.5	–11	–5	mV/mT
V <sub>N</sub>	Output-referred noise	V <sub>CC</sub> = 3.3 V; R <sub>OUT</sub> = 10 kΩ; C <sub>OUT</sub> = 50 pF T <sub>A</sub> ≈ –40°C to 125°C		5		mV <sub>pp</sub>
B <sub>SAT</sub>	Input saturation field	V <sub>CC</sub> = 3.3 V T <sub>A</sub> ≈ –40°C to 125°C		73		mT
<b>DRV5053PA: –23 mV/mT</b>						
S	Sensitivity	V <sub>CC</sub> = 3.3 V T <sub>A</sub> ≈ –40°C to 125°C	–35	–23	–10	mV/mT
V <sub>N</sub>	Output-referred noise	V <sub>CC</sub> = 3.3 V; R <sub>OUT</sub> = 10 kΩ; C <sub>OUT</sub> = 50 pF T <sub>A</sub> ≈ –40°C to 125°C		11		mV <sub>pp</sub>
B <sub>SAT</sub>	Input saturation field	V <sub>CC</sub> = 3.3 V T <sub>A</sub> ≈ –40°C to 125°C		35		mT

(1) 1 mT = 10 Gauss

(2) Bandwidth describes the fastest changing magnetic field that can be detected and translated to the output.

(3) Not tested in production; limits are based on characterization data.

(4) Linearity describes the change in sensitivity across the B-range. The sensitivity near B<sub>SAT</sub> is typically within 1% of the sensitivity near B = 0.

**DRV5053**


SLIS153C –MAY 2014–REVISED DECEMBER 2015

[www.ti.com](http://www.ti.com)
**Magnetic Characteristics (continued)**


over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT <sup>(1)</sup>
<b>DRV5053RA: –45 mV/mT</b>						
S	Sensitivity	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$	–70	–45	–20	mV/mT
$V_N$	Output-referred noise	$V_{CC} = 3.3\text{ V}$ ; $R_{OUT} = 10\text{ k}\Omega$ ; $C_{OUT} = 50\text{ pF}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		22		mV <sub>pp</sub>
$B_{SAT}$	Input saturation field	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		18		mT
<b>DRV5053VA: –90 mV/mT</b>						
S	Sensitivity	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$	–140	–90	–45	mV/mT
$V_N$	Output-referred noise	$V_{CC} = 3.3\text{ V}$ ; $R_{OUT} = 10\text{ k}\Omega$ ; $C_{OUT} = 50\text{ pF}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		44		mV <sub>pp</sub>
$B_{SAT}$	Input saturation field	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		9		mT
<b>DRV5053CA: 23 mV/mT</b>						
S	Sensitivity	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$	10	23	35	mV/mT
$V_N$	Output-referred noise	$V_{CC} = 3.3\text{ V}$ ; $R_{OUT} = 10\text{ k}\Omega$ ; $C_{OUT} = 50\text{ pF}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		11		mV <sub>pp</sub>
$B_{SAT}$	Input saturation field	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		35		mT
<b>DRV5053EA: 45 mV/mT</b>						
S	Sensitivity	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$	20	45	70	mV/mT
$V_N$	Output-referred noise	$V_{CC} = 3.3\text{ V}$ ; $R_{OUT} = 10\text{ k}\Omega$ ; $C_{OUT} = 50\text{ pF}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		22		mV <sub>pp</sub>
$B_{SAT}$	Input saturation field	$V_{CC} = 3.3\text{ V}$ $T_A \approx -40^\circ\text{C to } 125^\circ\text{C}$		18		mT


## 6.8 Typical Characteristics




**Figure 1.  $I_{CC}$  vs  $V_{CC}$**




**Figure 2.  $I_{CC}$  vs Temperature**




**Figure 3. Sensitivity vs  $V_{CC}$**



**Figure 4. Sensitivity vs Temperature**



**Figure 5.  $V_Q$  vs  $V_{CC}$**



**Figure 6.  $B_N$  vs Temperature**

## 7 Detailed Description

### 7.1 Overview

The DRV5053 device is a chopper-stabilized Hall sensor with an analog output for magnetic sensing applications. The DRV5053 device can be powered with a supply voltage between 2.5 and 38 V, and will survive –22 V reverse battery conditions continuously. Note that the DRV5053 device will not be operating when approximately –22 to 2.4 V is applied to  $V_{CC}$  (with respect to GND). In addition, the device can withstand supply voltages up to 40 V for transient durations.


The output voltage is dependent on the magnetic field perpendicular to the package. The absence of a magnetic field will result in  $OUT = 1\text{ V}$ . A magnetic field will cause the output voltage to change linearly with the magnetic field.

The field polarity is defined as follows: a **south pole** near the marked side of the package is a positive magnetic field. A **north pole** near the marked side of the package is a negative magnetic field.

For devices with a negative sensitivity (that is, DRV5053RA: –40 mV/mT), a **south pole** will cause the output voltage to drop below 1 V, and a north pole will cause the output to rise above 1 V.

For devices with a positive sensitivity (that is, DRV5053EA: +40 mV/mT), a **south pole** will cause the output voltage to rise above 1 V, and a north pole will cause the output to drop below 1 V.

### 7.2 Functional Block Diagram





## 7.3 Feature Description

### 7.3.1 Field Direction Definition

A positive magnetic field is defined as a **south pole** near the marked side of the package as shown in [Figure 7](#).




Figure 7. Field Direction Definition

### 7.3.2 Device Output

The DRV5053 device output is defined below for negative sensitivity (that is,  $-45 \text{ mV/mT}$ , RA) and positive sensitivity (that is,  $+45 \text{ mV/mT}$ , EA):




Figure 8. DRV5053 – Negative Sensitivity





Figure 9. DRV5053 – Positive Sensitivity


## Feature Description (continued)

### 7.3.3 Power-On Time

After applying  $V_{CC}$  to the DRV5053 device,  $t_{on}$  must elapse before OUT is valid. [Figure 10](#) shows Case 1 and [Figure 11](#) shows case 2; the output is defined assuming a negative sensitivity device and a constant magnetic field  $-B_{SAT} < B < B_{SAT}$ .



**Figure 10. Case 1: Power On When  $B < 0$ , North**



**Figure 11. Case 2: Power On When  $B > 0$ , South**

## Feature Description (continued)

### 7.3.4 Output Stage

The DRV5053 output stage is capable of up to 300- $\mu$ A of current source or 2.3-mA sink. For proper operation, ensure that equivalent output load  $R_{OUT} > 10\text{ k}\Omega$ .

The capacitive load directly present on the OUT pin should be less than 10 nF to ensure the internal operational amplifier is stable. If an external RC filter is added to reduce noise, it is acceptable to use a resistor  $\geq 200\text{ }\Omega$  with a capacitor  $\leq 0.1\text{ }\mu\text{F}$ . For an application example, see [Filtered Typical Application](#).

### 7.3.5 Protection Circuits

An analog current limit circuit limits the current through the output driver. The driver current will be clamped to  $I_{OCP}$ .

#### 7.3.5.1 Overcurrent Protection (OCP)

An analog current-limit circuit limits the current through the FET. The driver current is clamped to  $I_{OCP}$ . During this clamping, the  $r_{DS(on)}$  of the output FET is increased from the nominal value.

#### 7.3.5.2 Load Dump Protection

The DRV5053 device operates at DC  $V_{CC}$  conditions up to 38 V nominally, and can additionally withstand  $V_{CC} = 40\text{ V}$ . No current-limiting series resistor is required for this protection.

#### 7.3.5.3 Reverse Supply Protection

The DRV5053 device is protected in the event that the  $V_{CC}$  pin and the GND pin are reversed (up to  $-22\text{ V}$ ).

#### NOTE

In a reverse supply condition, the OUT pin reverse-current must not exceed the ratings specified in the [Absolute Maximum Ratings](#).

**Table 1.**

FAULT	CONDITION	DEVICE	DESCRIPTION	RECOVERY
FET overload (OCP)	$I_{SINK} \geq I_{OCP}$	Operating	Output current is clamped to $I_{OCP}$	$I_O < I_{OCP}$
Load Dump	$38\text{ V} < V_{CC} < 40\text{ V}$	Operating	Device will operate for a transient duration	$V_{CC} \leq 38\text{ V}$
Reverse Supply	$-22\text{ V} < V_{CC} < 0\text{ V}$	Disabled	Device will survive this condition	$V_{CC} \geq 2.5\text{ V}$

## 7.4 Device Functional Modes

The DRV5053 device is active only when  $V_{CC}$  is between 2.5 and 38 V.

When a reverse supply condition exists, the device is inactive.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The DRV5053 device is used in magnetic-field sensing applications.

### 8.2 Typical Applications

#### 8.2.1 Typical Application With No Filter



**Figure 12. Typical Application Schematic – No Filter**

##### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#) as the input parameters.

**Table 2. Design Parameters**

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	$f_{BW}$	15 kHz

##### 8.2.1.2 Detailed Design Procedure

The DRV5053 has internal filtering that limits the bandwidth to at least 20 kHz. For this application no external components are required other than the C1 bypass capacitor, which is 0.01  $\mu$ F minimum. If the analog output OUT is tied to a microcontroller ADC input, the equivalent load must be  $R > 10\text{ k}\Omega$  and  $C < 10\text{ nF}$ .

**Table 3. External Components**

COMPONENT	PIN 1	PIN 2	RECOMMENDED
C1	V <sub>CC</sub>	GND	A 0.01- $\mu$ F (minimum) ceramic capacitor rated for V <sub>CC</sub>

### 8.2.1.3 Application Curve




Figure 13. 10-kHz Switching Magnetic Field

### 8.2.2 Filtered Typical Application

For lower noise on the analog output OUT, additional RC filtering can be added to further reduce the bandwidth.




Figure 14. Filtered Typical Application Schematic

#### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 4 as the input parameters.

Table 4. Design Parameters

DESIGN PARAMETER	REFERENCE	EXAMPLE VALUE
System bandwidth	$f_{BW}$	5 kHz

### 8.2.2.2 Detailed Design Procedure

In this example we will add an external RC filter in order to reduce the output bandwidth.

In order to preserve the signal at the frequencies of interest, we will conservatively select a low-pass filter bandwidth (–3-dB point) at twice the system bandwidth (10 kHz).

$$10 \text{ kHz} < \frac{1}{2\pi \times R_1 \times C_2} \quad (1)$$

If we guess  $R_1 = 10 \text{ k}\Omega$ , then  $C_2 < 1590 \text{ pF}$ . So we select  $C_2 = 1500 \text{ pF}$ .


#### 8.2.2.2.1 Typical Noise Versus Cutoff Frequency

RC filters are an effective way to reduce the noise present on OUT. The following shows typical noise measurements for different cutoff frequencies using the DRV5053VA.


**Table 5. DRV5053VA Typical Noise Data**

R (Ω)	C (μF)	f <sub>CUTOFF</sub> (kHz)	NOISE (mVpp)
163	0.1	9.8	30.4
349	0.1	4.6	22.8
750	0.1	2.1	15.2
1505	0.1	1.1	9.7
3322	0.1	0.5	5.3
7510	0.1	0.2	2.5

### 8.2.2.3 Application Curves



**Figure 15. 5-kHz Switching Magnetic Field**



**Figure 16. Low-Pass Filtering**

## 9 Power Supply Recommendations


The DRV5053 device is designed to operate from an input voltage supply (VM) range between 2.5 and 38 V. A 0.01-μF (minimum) ceramic capacitor rated for  $V_{CC}$  must be placed as close to the DRV5053 device as possible.

## 10 Device and Documentation Support

### 10.1 Device Support


#### 10.1.1 Device Nomenclature

Figure 17 shows a legend for reading the complete device name for the DRV5053 device.




**Figure 17. Device Nomenclature**

#### 10.1.2 Device Markings



**Figure 18. SOT-23 (DBZ) Package**



**Figure 19. TO-92 (LPG) Package**

✚ indicates the Hall effect sensor (not to scale). The Hall element is located in the center of the package with a tolerance of  $\pm 100 \mu\text{m}$ . The height of the Hall element from the bottom of the package is  $0.7 \text{ mm} \pm 50 \mu\text{m}$  in the DBZ package and  $0.987 \text{ mm} \pm 50 \mu\text{m}$  in the LPG package.

## 10.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 10.3 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

## 10.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 10.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5053CAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALCA, 1LX2)	<a href="#">Samples</a>
DRV5053CAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALCA, 1LX2)	<a href="#">Samples</a>
DRV5053CAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALCA	<a href="#">Samples</a>
DRV5053CAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALCA	<a href="#">Samples</a>
DRV5053EAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALEA, 1LZ2)	<a href="#">Samples</a>
DRV5053EAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALEA, 1LZ2)	<a href="#">Samples</a>
DRV5053EAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALEA	<a href="#">Samples</a>
DRV5053EAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALEA	<a href="#">Samples</a>
DRV5053OAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALOA, 1M12)	<a href="#">Samples</a>
DRV5053OAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALOA, 1M12)	<a href="#">Samples</a>
DRV5053OAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALOA	<a href="#">Samples</a>
DRV5053OAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALOA	<a href="#">Samples</a>
DRV5053PAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALPA, 1M22)	<a href="#">Samples</a>
DRV5053PAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALPA, 1M22)	<a href="#">Samples</a>
DRV5053PAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALPA	<a href="#">Samples</a>
DRV5053PAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALPA	<a href="#">Samples</a>
DRV5053RAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALRA, 1M32)	<a href="#">Samples</a>

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DRV5053RAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALRA, 1M32)	<a href="#">Samples</a>
DRV5053RAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALRA	<a href="#">Samples</a>
DRV5053RAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALRA	<a href="#">Samples</a>
DRV5053VAQDBZR	ACTIVE	SOT-23	DBZ	3	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALVA, 1M42)	<a href="#">Samples</a>
DRV5053VAQDBZT	ACTIVE	SOT-23	DBZ	3	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 125	(+ALVA, 1M42)	<a href="#">Samples</a>
DRV5053VAQLPG	ACTIVE	TO-92	LPG	3	1000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALVA	<a href="#">Samples</a>
DRV5053VAQLPGM	ACTIVE	TO-92	LPG	3	3000	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 125	+ALVA	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF DRV5053 :**

- Automotive: [DRV5053-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


\*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV5053CAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053CAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053EAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053OAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053PAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053RAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053RAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAQDBZR	SOT-23	DBZ	3	3000	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3
DRV5053VAQDBZT	SOT-23	DBZ	3	250	180.0	8.4	3.15	2.77	1.22	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV5053CAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053CAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053EAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053EAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053OAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053OAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053PAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053PAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053RAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053RAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0
DRV5053VAQDBZR	SOT-23	DBZ	3	3000	202.0	201.0	28.0
DRV5053VAQDBZT	SOT-23	DBZ	3	250	202.0	201.0	28.0



4221343/C 01/2018

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

# EXAMPLE BOARD LAYOUT

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE:20X


4221343/C 01/2018

# TAPE SPECIFICATIONS

LPG0003A

TO-92 - 5.05 mm max height

TRANSISTOR OUTLINE



4221343/C 01/2018




## GENERIC PACKAGE VIEW

**DBZ 3**

**SOT-23 - 1.12 mm max height**

SMALL OUTLINE TRANSISTOR



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.

4203227/C


DBZ0003A



## PACKAGE OUTLINE

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



4214838/C 04/2017

### NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-236, except minimum foot length.

# EXAMPLE BOARD LAYOUT


DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
SCALE:15X



SOLDER MASK DETAILS

4214838/C 04/2017

NOTES: (continued)


4. Publication IPC-7351 may have alternate designs.
5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DBZ0003A

SOT-23 - 1.12 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE  
BASED ON 0.125 THICK STENCIL  
SCALE:15X

4214838/C 04/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.