

Quad. SPST, Ultra-Low Leakage, **CMOS Analog Switches**

General Description

The MAX326/MAX327 quad, single-pole-single-throw (SPST), CMOS analog switches upgrade the DG201A/DG202 and DG211/DG212 with at least 100 times less leakage—the MAX326/MAX327 have 10pA maximum leakage, while the DG201A/DG202 have 1000pA and the DG211/DG212 have 5000pA. Low leakage currents support high system accuracy and make the devices useful for switching into high impedances, such as large-value feedback resistors in closedloop gain configurations. And the MAX326/MAX327 logic inputs are CMOS and TTL compatible.

The MAX326/MAX327's low charge injection (3pC typ) minimizes signal error. Operation from single supplies (+10V to +30V), dual supplies (±5V to ±18V), and unbalanced combinations (i.e. +12V and -5V, or +5V and -15V) maximizes design flexibility. Both parts also feature interchangeable inputs/outputs and Maxim's standard latchup-proof construction.

Extremely low power consumption (5.25mW max) makes the MAX326/MAX327 ideal for portable applications. Other programmable applications include integrators with long RC time constants, current-to-voltage converters, high-gain amplifiers, and voltage dividers.

Applications

PBX, PABX

Heads-Up Displays

Military Radios

Test Equipment


Sample-and-Hold Circuits

Winchester Disk Drives

Communication Systems

Guidance and Control Systems

Typical Operating Circuit



Features

- ♦ 10pA Max Leakage (<1pA Typ)
 </p>
- Plug-in, Low-Leakage Upgrades for DG201A/DG202 and DG211/DG212
- Interchangeable inputs/Outputs
- CMOS and TTL Compatible
- ♦ 3pC Typ Charge Injection
- ♦ Single- (+10V to +30V), Bipolar- (±5V to ±18V), or Unbalanced- (i.e. +12V and -5V) Supply Operation
- ♦ 5.25mW Max Power Consumption
- Latchup-Proof Construction


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX326CPE	0°C to +70°C	16 Plastic DIP
MAX326CSE	0°C to +70°C	16 Narrow SO
MAX326CJE	0°C to +70°C	16 CERDIP
MAX326C/D	0°C to +70°C	Dice*
MAX326EPE	-40°C to +85°C	16 Plastic DIP
MAX326ESE	-40°C to +85°C	16 Narrow SO
MAX326EJE	-40°C to +85°C	16 CERDIP
MAX326MJE	-55°C to +125°C	16 CERDIP**

Contact factory for dice specifications.

Contact factory for availability and processing to MIL-STD-883. Ordering Information continued on page 6

Pin Configuration



/VI/IXI/VI.

Maxim Integrated Products

1-11

I / I X I / VI is a registered trademark of Maxim Integrated Products.

Quad, SPST, Ultra-Low Leakage, CMOS Analog Switches

ARSOLUTE MAXIMUM RATINGS

ADOOLO IL MAMMONI IN THE COLUMN
V+ to V
V _{IN} to GND
Vs., Vp (Note 1) (V 0.3V) to (V+ + 0.3V)
V+ to GND (V- = 0V)
Current (any terminal, except S or D)
Continuous Current, S or D 20mA
Peak Current, S or D 70mA
(pulsed at 1ms, 10% duty cycle max)
Continuous Total Power Dissipation (Note 2)

16-Pin Plastic DIP (derate 7.5mW/°C above +70°C) . . 470mW 16-Pin Narrow SO (derate 10mW/°C above +70°C) . . 400mW 16-Pin CERDIP (derate 10mW/°C above +70°C) 900mW

Operating Temperature Ranges: MAX32 _ C _ _ 0°C to +70°C

MAX32 _ E _ _ -40°C to +85°C

MAX32 _ MJE . -55°C to +125°C Storage Temperature Range-65°C to +150°C Lead Temperature (soldering, 10 sec) +300°C

Note 1: Exceeding this limit is acceptable as long as the S or D current is less than 20mA. Note 2: All leads soldered or welded to PC board.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V+ = 15V, V- = -15V, T_A = +25^{\circ}C, unless otherwise noted.)$

	0744001	CONDITIONS		MAX32_M		M	М	UNITS			
PARAMETER	SYMBOL			MIN	TYP	MAX	MIN	TYP	MAX	UNITS	
SWITCH											
Analog-Signal Range	VANALOG		TMIN to TMAX			±15			±15	V	
		$V_{IN} = 0.8V \text{ (MAX326)}, \ V_{IN} = 2.4V \text{ (MAX327)}, \ V_{D} = \pm 10V, \ I_{S} = 100\mu\text{A}$	T _A =+25°C		1.5	2.5		1.5	3.5	kΩ	
Drain-Source On Resistance	IDS(ON)		TMIN to TMAX		2.2	4		1.9	5		
On-Resistance Match			TA =+25°C		5			5		%	
		$V_{IN} = 2.4V (MAX326)$	T _A =+25°C		0.1	±10		0.1	±20	рA	
Source-Off Leakage Current		V _{IN} = 0.8V (MAX327), V _S = 14V, V _D = -14V	TMIN to TMAX			±5			±5	nA	
(Note 3)	IS(OFF)	$V_{IN} = 2.4V \text{ (MAX326)},$	T _A =+25°C		0.2	±10		0.2	±20	рА	
		$V_{IN} = 0.8V \text{ (MAX327)},$ $V_{S} = -14V, V_{D} = 14V$	TMIN to TMAX			±5			±5	nΑ	
		V _{IN} = 2.4V (MAX326), V _{IN} = 0.8V (MAX327), V _S = 14V, V _D = -14V	T _A =+25°C		0.1	±10		0.1	±20	pА	
Drain-Off Leakage Current			TMIN to TMAX			±5			±5	nΑ	
(Note 3)	ID(OFF)	$V_{IN} = 2.4V (MAX326),$	TA =+25°C		0.2	±10		0.2	±20	рΑ	
		V _{IN} = 0.8V (MAX327), V _S = -14V, V _D = 14V	TMIN to TMAX			±5			±5	nΑ	
		VIN = 0.8V (MAX326),	TA =+25°C		1	±20		1	±50	pА	
Drain-On Leakage Current		$V_{IN} = 2.4V \text{ (MAX327)},$ $V_{S} = V_{D} = 14V$	TMIN to TMAX	}		±10			±10	пA	
(Note 3)	D(ON)		TA =+25°C		2	±20		2	±50	рΑ	
		V _{IN} = 2.4V (MAX327), V _S = V _D = -14V	TMIN to TMAX			±10			±10	nΑ	
INPUT											
Input Current with	1	V _{IN} = 2.4V	TMIN to TMAX	-1	-0.0004		-1	-0.0004		μА	
Input Voltage High	INH	V _{IN} = 15V	TMIN to TMAX		0.003	1		0.003	1		
Input Current with Input Voltage Low	line	VIN = OV	T _{MIN} to T _{MAX}	-1	-0.0004		-1	-0.0004		μА	

ノバノスノノ

Quad, SPST, Ultra-Low Leakage, CMOS Analog Switches

ELECTRICAL CHARACTERISTICS (continued)

 $(V+ = 15V, V- = -15V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

PARAMETER	SYMBOL	CONDITIONS		MAX32_M			MAX32_C/E		
PARAMETER	STMBUL			TYP	MAX	MIN	TYP	MAX	UNITS
SUPPLY									
Positive Supply Current	l+	V _{IN} = 0V or 5V on all inputs		0.09	0.25		0.09	0.25	mA
Negative Supply Current	I-	VIN = 0V or 5V on all inputs	-0.1	-0.0000	1	-0.1	-0.00001		mA
Power-Supply Range for Continuous Operation		(Note 4)	±4.5		±18	±4.5		±18	٧
DYNAMIC		•							
Turn-On Time	ton	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$ (Figure 1)		500	1000		500	1000	ns
Turn-Off Time	toff	$V_S = 2V$, $R_L = 1k\Omega$, $C_L = 35pF$ (Figure 1)		50	500		50	500	ns
Charge Injection	Q	$C_L = 0.01 \mu F$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$		3			3		рС
Off Isolation (Note 4)	OIRR	$V_{IN} = 5V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 1V_{RMS}$, $f = 100kHz$		70			70		dB
Crosstalk(Channel-to-Channel)	CCRR	$V_{IN} = 5V$, $R_L = 1k\Omega$, $C_L = 15pF$, $V_S = 1V_{RMS}$, $f = 100kHz$		90			90		dB
Source-Off Capacitance	Cs(off)	V _S = 0V, V _{IN} = 5V, f = 1MHz		1.7			1.7		рF
Drain-Off Capacitance	CD(OFF)	VS = 0V, V _{IN} = 5V, f = 1MHz		1.7			1.7		рF
Channel-On Capacitance	CD(ON) + CS(ON)	V _D = V _S = 0V, V _{IN} = 0V, f = 1MHz		6			6		рF

Note 3: Leakage parameters IS(OFF), ID(OFF), and ID(ON) are sample tested for M-suffix devices at +25°C. E- and C- suffix devices are guaranteed at +25°C, but not tested. All leakage parameters are 100% tested at maximum rated operating temperatures, i.e. +70°C, +85°C, or +125°C.

Note 4: Electrical characteristics, such as $\Gamma_{DS(ON)}$, will change when power supplies other than ±15V are used. Power-supply range is a design characteristic, not production tested.






Figure 1. Switching-Time Test Circuit. Switch-output waveform shown for $V_S = constant$ with logic-input waveform as shown. Note: V_S may be positive or negative as per switching-time test circuit. V_O is the steady-state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.


/VI/IXI/VI _______1-13


Quad, SPST, Ultra-Low Leakage, CMOS Analog Switches

Typical Operating Characteristics









Quad, SPST, Ultra-Low Leakage, CMOS Analog Switches

Application Hints

The MAX326/MAX327 are pin-compatible upgrades for the DG201A/DG202 and DG211/DG212. The MAX326/MAX327 feature significantly lower leakages (at least 100 times less at +25°C), but with higher on resistance. Low leakage minimizes signal error in most applications that require signal switching into high-impedance inputs of A/Ds or op amps. Switching times are virtually identical, as shown in Table 1.

Table 1. Switching Speeds with Various Power-Supply Combinations

POWER SUPPLY (V)	ton (µs)	tOFF (ns)
±15	0.5	50
±10	1	80
±5	2.5	200
+10	2.5	200
+15	1.5	100

The MAX326/MAX327 work well in single-supply applications from +10V to +30V. For these applications, V-should be connected to ground, and signal levels equal to the rail can be switched. ±5V to ±18V dual supplies can also be used to increase design flexibility.

Channel-to-channel on-resistance matching is typically better than 95% for a given analog input level. *Typical Operating Characteristics* show how rps(on) changes with various analog inputs and power-supply combinations.

While specified at TTL threshold levels, the logic threshold is roughly 1.5V ±0.2V and switches properly with CMOS input levels from -15V to +15V. Logic input levels should never be allowed to exceed the supply rails.

Protecting Against Fault Conditions

Fault conditions develop when power supplies are turned off with input signals still present, or when overvoltages occur at the inputs during normal operation. In either case, source-to-body diodes can be forward biased to conduct current from the signal source. If low current levels are required, the addition of external protection diodes is recommended (Figure 2).

To provide protection for overvoltages up to 20V above the supply rails, a 1N4001 or 1N914 diode should be placed in series with the positive and negative supplies (Figure 2). The addition of these diodes will reduce the analog signal range to 1V below the positive supply and 1V above the negative supply.

For signals that can be momentarily shorted to the 110VAC line, the addition of a 47k Ω , 1/2W resistor in series with the channel input is recommended. This will protect the switch and allow normal operation to continue once the fault condition abates. The throughput resistance will then be 47k Ω plus rDS(ON), but low switch leakage will reduce the error while maintaining superior system reliability.




Figure 2. Protection Against Fault Conditions




Figure 3. On Resistance vs. Analog-Signal Level Supply Voltage

ZVIZIXIZVI ________1-15

Quad, SPST, Ultra-Low Leakage, CMOS Analog Switches




Figure 4. On Leakage Current Test Circuit





Figure 5. Off Leakage Current Test Circuit

_ Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE			
MAX327CPE	0°C to +70°C	16 Plastic DIP			
MAX327CSE	0°C to +70°C	16 Narrow SO			
MAX327CJE	0°C to +70°C	16 CERDIP			
MAX327C/D	0°C to +70°C	Dice*			
MAX327EPE	-40°C to +85°C	16 Plastic DIP			
MAX327ESE	-40°C to +85°C	16 Narrow SO			
MAX327EJE	-40°C to +85°C	16 CERDIP			
MAX327MJE	-55°C to +125°C	16 CERDIP**			

- * Contact factory for dice specifications.
- ** Contact factory for availability and processing to MIL-STD-883.

Chip Topography



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied Maxim reserves the right to change the circuitry and specifications without notice at any time.