

OPA111

Low Noise Precision *Difet*[®] OPERATIONAL AMPLIFIER

FEATURES

- LOW NOISE: 100% Tested, $8\text{nV}/\sqrt{\text{Hz}}$ max (10kHz)
- LOW BIAS CURRENT: 1pA max
- LOW OFFSET: 250 μV max
- LOW DRIFT: 1 $\mu\text{V}/^\circ\text{C}$ max
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 100dB min

DESCRIPTION

The OPA111 is a precision monolithic dielectrically isolated FET (*Difet*[®]) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET[®] amplifiers.


Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with patented circuit design techniques. A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- TEST EQUIPMENT
- OPTOELECTRONICS
- MEDICAL EQUIPMENT—CAT SCANNER
- RADIATION HARD EQUIPMENT



BIFET[®] National Semiconductor Corp., *Difet*[®] Burr-Brown Corp.

International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15\text{VDC}$ and $T_A = +25^\circ\text{C}$ unless otherwise noted.

PARAMETER	CONDITION	OPA111AM			OPA111BM			OPA111SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
INPUT											
NOISE Voltage, f _O = 10Hz f _O = 100Hz f _O = 1kHz f _O = 10kHz f _B = 10Hz to 10kHz f _B = 0.1Hz to 10Hz Current, f _B = 0.1Hz to 10Hz f _O = 0.1Hz thru 20kHz	100% Tested 100% Tested 100% Tested 100% Tested 100% Tested (1) (1) (1)		40 15 8 6 0.7 1.6 9.5 0.5	80 40 15 8 1.2 3.3 15 0.8		30 11 7 6 0.6 1.2 7.5 0.4	60 30 12 8 1 2.5 12 0.6		40 15 8 6 0.7 1.6 9.5 0.5	80 40 15 8 1.2 3.3 15 0.8	nV/√Hz nV/√Hz nV/√Hz nV/√Hz μVrms μVp-p fAp-p fA/√Hz
OFFSET VOLTAGE(2) Input Offset Voltage Average Drift Supply Rejection	V _{CM} = 0VDC T _A = T _{MIN} to T _{MAX} V _{CC} = ±10V to ±18V	90	±100 ±2 110 ±3	±500 ±5 ±31	100	±50 ±0.5 110 ±3	±250 ±1 ±10	90	±100 ±2 110 ±3	±500 ±5 ±31	μV μV/°C dB μV/V
BIAS CURRENT(2) Input Bias Current	V _{CM} = 0VDC		±0.8	±2		±0.5	±1		±0.8	±2	pA
OFFSET CURRENT(2) Input Offset Current	V _{CM} = 0VDC		±0.5	±1.5		±0.25	±0.75		±0.5	±1.5	pA
IMPEDANCE Differential Common-Mode			10 ¹³ 1 10 ¹⁴ 3			10 ¹³ 1 10 ¹⁴ 3			10 ¹³ 1 10 ¹⁴ 3		Ω pF Ω pF
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 90	±11 110		±10 100	±11 110		±10 90	±11 110		V dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	R _L ≥ 2kΩ	114	125		120	125		114	125		dB
FREQUENCY RESPONSE											
Unity Gain, Small Signal Full Power Response Slew Rate Settling Time, 0.1% 0.01% Overload Recovery, 50% Overdrive(3)	20Vp-p, R _L = 2kΩ V _O = ±10V, R _L = 2kΩ Gain = -1, R _L = 2kΩ 10V Step Gain = -1	16 1	2 32 2 6 10 5		16 1	2 32 2 6 10 5		16 1	2 32 2 6 10 5		MHz kHz V/μs μs μs μs
RATED OUTPUT											
Voltage Output Current Output Output Resistance Load Capacitance Stability Short Circuit Current	R _L = 2kΩ V _O = ±10VDC DC, Open Loop Gain = +1	±11 ±5.5 10	±12 ±10 100 1000 40		±11 ±5.5 10	±12 ±10 100 1000 40		±11 ±5.5 10	±12 ±10 100 1000 40		V mA Ω pF mA
POWER SUPPLY											
Rated Voltage Voltage Range, Derated Performance Current, Quiescent		±5	±15 2.5	±18 3.5	±5	±15 2.5	±18 3.5	±5	±15 2.5	±18 3.5	VDC mA
TEMPERATURE RANGE											
Specification Operating Storage θ Junction-Ambient	Ambient Temp. Ambient Temp. Ambient Temp.	-25 -55 -65	 200	+85 +125 +150	-25 -55 -65	 200	+85 +125 +150	-55 -55 -65	 200	+125 +125 +150	°C °C °C °C/W

NOTES: (1) Sample tested—this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.


ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At $V_{CC} = \pm 15\text{VDC}$ and $T_A = T_{MIN}$ to T_{MAX} unless otherwise noted.

PARAMETER	CONDITION	OPA111AM			OPA111BM			OPA111SM			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE											
Specification Range	Ambient Temp.	−25		+85	−25		+85	−55		+125	°C
INPUT											
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	V _{CM} = 0VDC V _{CC} = ±10V to ±18V	86	±220 ±2 100 ±10	±1000 ±5 100 ±50	90	±110 ±0.5 100 ±10	±500 ±1 100 ±32	86	±300 ±2 100 ±10	±1500 ±5 100 ±50	μV μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{CM} = 0VDC		±50	±250		±30	±130		±820	±4100	pA
OFFSET CURRENT ⁽¹⁾ Input Offset Current	V _{CM} = 0VDC		±30	±200		±15	±100		±510	±3100	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86	±11 100		±10 90	±11 100		±10 86	±11 100		V dB
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain	R _L ≥ 2kΩ	110	120		114	120		110	120		dB
RATED OUTPUT											
Voltage Output Current Output Short Circuit Current	R _L = 2kΩ V _O = ±10VDC V _O = 0VDC	±10.5 ±5.25 10	±11 ±10 40		±11 ±5.25 10	±11.5 ±10 40		±11 ±5.25 10	±11.5 ±10 40		V mA mA
POWER SUPPLY											
Current, Quiescent	I _O = 0mADC		2.5	3.5		2.5	3.5		2.5	3.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

CONNECTION DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Supply	$\pm 18\text{VDC}$
Internal Power Dissipation ⁽¹⁾	750mW
Differential Input Voltage ⁽²⁾	$\pm 36\text{VDC}$
Input Voltage Range ⁽²⁾	$\pm 18\text{VDC}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Operating Temperature Range	-55°C to $+125^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
Output Short Circuit Duration ⁽³⁾	Continuous
Junction Temperature	$+175^\circ\text{C}$

NOTES: (1) Packages must be derated based on $\theta_{JC} = 150^\circ\text{C/W}$ or $\theta_{JA} = 300^\circ\text{C/W}$. (2) For supply voltages less than $\pm 18\text{VDC}$, the absolute maximum input voltage is equal to $+18\text{V} > V_{IN} > -V_{CC} - 6\text{V}$. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to $+25^\circ\text{C}$ ambient. Observe dissipation limit and T_J .

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA111AM	TO-99	001
OPA111BM	TO-99	001
OPA111SM	TO-99	001

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	OFFSET VOLTAGE, MAX (μV)
OPA111AM	TO-99	-25°C to $+85^\circ\text{C}$	± 500
OPA111BM	TO-99	-25°C to $+85^\circ\text{C}$	± 250
OPA111SM	TO-99	-55°C to $+125^\circ\text{C}$	± 500

DICE INFORMATION



OPA111AD DIE TOPOGRAPHY

PAD	FUNCTION
1	Offset Trim
2	-In
3	+In
4	-V _s
5	Offset Trim
6	Output
7	+V _s
8	Substrate



Substrate Bias: This Dielectrically-Isolated Substrate is normally connected to common.

MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size	95 x 71 ±5	2.41 x 1.80 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing:	None	
Transistor Count:	44	







TYPICAL PERFORMANCE CURVES

T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$ unless otherwise noted.









TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$ unless otherwise noted.




TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$ unless otherwise noted.



TYPICAL PERFORMANCE CURVES (CONT)

$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$ unless otherwise noted.



APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA111 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3\mu\text{V}/^\circ\text{C}$ for each $100\mu\text{V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA111 can replace most other amplifiers by leaving the external null circuit unconnected.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{CC}$.




FIGURE 1. Offset Voltage Trim.

Unlike BIFET amplifiers, The **Difet** OPA111 requires input current limiting resistors only if its input voltage is greater than 6V more negative than $-V_{CC}$. A $10\text{k}\Omega$ series resistor will limit input current to a safe level with up to $\pm 15\text{V}$ input levels, even if both supply voltages are lost.




FIGURE 2. Input Current vs Input Voltage with $\pm V_{CC}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce “hum” pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA111. To avoid leakage problems, it is recommended that the signal input lead of the OPA111 be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A “guard” pattern

should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 (case) should be connected to ground.




FIGURE 3. Connection of Input Guard.

NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about 15k Ω , the OPA111 will have a lower total noise than an OP-27 (see Figure 4).

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias current of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA111 is not compromised by common-mode voltage.

APPLICATIONS CIRCUITS

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.




FIGURE 4. Voltage Noise Spectral Density vs Source Resistance.




FIGURE 5. Input Bias Current vs Common-Mode Voltage.




FIGURE 6. Pyroelectric Infrared Detector.




FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.




FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.




FIGURE 9. High Impedance ($10^{14}\Omega$) Amplifier.




FIGURE 10. Sensitive Photodiode Amplifier.




FIGURE 11. 60Hz Reject Filter.




FIGURE 12. Piezoelectric Transducer Charge Amplifier.




FIGURE 13. 0.6Hz Second-Order Low-Pass Filter.




FIGURE 14. RIAA Equalized Phono Preamplifier.




FIGURE 15. High Sensitivity (under 1nW) Fiber Optic Receiver for 9600 Baud Manchester Data.




FIGURE 16. 'N' Stage Parallel-Input Amplifier for Reduced Relative Amplifier Noise at the Output.




FIGURE 17. FET Input Instrumentation Amplifier.




FIGURE 18. Low-Droop Positive Peak Detector.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.