

Freescale Semiconductor Data Sheet: Technical Data

An Energy-Efficient Solution from Freescale

MC9S08MM128 series

Covers: MC9S08MM128, and MC9S08MM64, MC9S08MM32, and MC9S08MM32A

8-Bit HCS08 Central Processor Unit (CPU)

- Up to 48-MHz CPU above 2.4 V, 40 MHz CPU above 2.1 V, and 20 MHz CPU above 1.8 V across temperature of -40°C to 105°C
- HCS08 instruction set with added BGND instruction
- Support for up to 33 interrupt/reset sources

On-Chip Memory

- 128 K Dual Array Flash read/program/erase over full operating voltage and temperature
- 12 KB Random-access memory (RAM)
- Security circuitry to prevent unauthorized access to RAM and Flash

Power-Saving Modes

- Two ultra-low power stop modes. Peripheral clock enable register can disable clocks to unused modules to reduce currents
- Time of Day (TOD) Ultra-low power 1/4 sec counter with up to 64s timeout.
- Ultra-low power external oscillator that can be used in stop modes to provide accurate clock source to the TOD. 6 usec typical wake up time from stop3 mode

Clock Source Options

- Oscillator (XOSC1) Loop-control Pierce oscillator; 32.768 kHz crystal or ceramic resonator dedicated for TOD operation.
- Oscillator (XOSC2) for high frequency crystal input for MCG reference to be used for system clock and USB operations.
- Multipurpose Clock Generator (MCG) PLL and FLL; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supports CPU frequencies from 4 kHz to 48 MHz.

System Protection

- Watchdog computer operating properly (COP) reset Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
- Low-voltage detection with reset or interrupt; selectable trip points; separate low-voltage warning with optional interrupt; selectable trip points
- Illegal opcode and illegal address detection with reset
- Flash block protection for each array to prevent accidental write/erasure
- Hardware CRC to support fast cyclic redundancy checks

Development Support

- Single-wire background debug interface
- Real-time debug with 6 hardware breakpoints (4 PC, 1 address and 1 data) Breakpoint capability to allow single breakpoint setting during in-circuit debugging
- On-chip in-circuit emulator (ICE) debug module containing 3 comparators and 9 trigger modes

Peripherals

- CMT— Carrier Modulator timer for remote control communications. Carrier generator, modulator and driver for dedicated infrared out. Can be used as an output compare timer.
- IIC— Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven

Document Number: MC9S08MM128 Rev. 3, 10/2010

√RoHS







64-LQFP 10mm x 10mm

80-LQFP 12mm x 12mm

byte-by-byte data transfer; supports broadcast mode and 11-bit addressing

- PRACMP Analog comparator with selectable interrupt; compare option to programmable internal reference voltage; operation in stop3
- SCI Two serial communications interfaces with optional 13-bit break; option to connect Rx input to PRACMP output on SCI1 and SCI2; High current drive on Tx on SCI1 and SCI2; wake-up from stop3 on Rx edge
- SPI1— Serial peripheral interface (SPI) with 64-bit FIFO buffer;
 16-bit or 8-bit data transfers; full-duplex or single-wire bidirectional; double-buffered transmit and receive; master or slave mode; MSB-first or LSB-first shifting
- SPI2— Serial peripheral interface with full-duplex or single-wire bidirectional; Double-buffered transmit and receive; Master or Slave mode; MSB-first or LSB-first shifting
- TPM Two 4-channel Timer/PWM Module; Selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel; external clock input/pulse accumulator
- USB Supports USB in full-speed device configuration. On-chip transceiver and 3.3V regulator help save system cost, fully compliant with USB Specification 2.0. Allows control, bulk, interrupt and isochronous transfers. Not available on MC9S08MM32A devices.
- ADC16 16-bit Successive approximation ADC with up to 4 dedicated differential channels and 8 single-ended channels; range compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V, Configurable hardware trigger for 8 Channel select and result registers
- PDB Programmable delay block with 16-bit counter and modulus and prescale to set reference clock to bus divided by 1 to bus divided by 2048; 8 trigger outputs for ADC16 module provides periodic coordination of ADC sampling sequence with sequence completion interrupt; Back-to-Back mode and Timed mode
- DAC 12-bit resolution; 16-word data buffers with configurable watermark.
- OPAMP Two flexible operational amplifiers configurable for general operations; Low offset and temperature drift.
- TRIAMP Two trans-impedance amplifiers dedicated for converting current inputs into voltages.

Input/Output

- Up to 47 GPIOs and 2 output-only pin and 1 input-only pin.
- Voltage Reference output (VREFO).
- Dedicated infrared output pin (IRO) with high current sink capability.
- Up to 16 KBI pins with selectable polarity.

Package Options

- 81-MBGA 10x10 mm
- 80-LQFP 12x12 mm
- 64-LQFP 10x10 mm







Contents

1 Device	es in the MC9S08MM128 series3	2.10	MCG and External Oscillator (XOSC) Characteristics	.33
1.1	Pin Assignments6	2.11	AC Characteristics	36
	1.1.1 64-Pin LQFP		2.11.1 Control Timing	36
	1.1.2 80-Pin LQFP		2.11.2 TPM Timing	38
	1.1.3 81-Pin MAPBGA	2.12	SPI Characteristics	
1.2	Pin Assignments by Packages	2.13	Flash Specifications	42
		2.14	USB Electricals	43
2 Electric	cal Characteristics	2.15	VREF Electrical Specifications	44
2.1	Parameter Classification13	2.16	TRIAMP Electrical Parameters	46
2.2	Absolute Maximum Ratings	2.17	OPAMP Electrical Parameters	47
2.3	Thermal Characteristics			
2.4	ESD Protection Characteristics	3 Orderir	ng Information	48
2.5	DC Characteristics	3.1	Device Numbering System	48
2.6	Supply Current Characteristics20	3.2	Package Information	49
2.7	PRACMP Electricals	3.3	Mechanical Drawings	49
2.8	12-Bit DAC Electricals24		- -	
2.9	ADC Characteristics	4 Revision	on History	49

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com.

Reference Manual —MC9S08MM128RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.

-



The following table summarizes the feature set available in the MC9S08MM128 series of MCUs.

Table 1. MC9S08MM128 series Features by MCU and Package

Feature	МС	9S08MN	1128	MC9S08MM64	MC9S08MM32	MC9S08MM32A
Pin quantity	81	80	64	64	64	64
FLASH size (bytes)	131072			65535	32768	32768
RAM size (bytes)		12K		12K	4K	2K
Programmable Analog Comparator (PRACMP)		yes		yes	yes	yes
Debug Module (DBG)		yes		yes	yes	yes
Multipurpose Clock Generator (MCG)		yes		yes	yes	yes
Inter-Integrated Communication (IIC)		yes		yes	yes	yes
Interrupt Request Pin (IRQ)		yes		yes	yes	yes
Keyboard Interrupt (KBI)	16	16	6	6	6	6
Port I/O ¹	47	46	33	33	33	33
Dedicated Analog Input Pins		12		12	12	12
Power and Ground Pins		8		8	8	8
Time Of Day (TOD)	yes		yes	yes	yes	
Serial Communications (SCI1)	yes		yes	yes	yes	
Serial Communications (SCI2)	yes		yes	yes	yes	
Serial Peripheral Interface 1 (SPI1 (FIFO))		yes		yes	yes	yes
Serial Peripheral Interface 2 (SPI2)		yes		yes	yes	yes
Carrier Modulator Timer pin (IRO)		yes		yes	yes	yes
TPM input clock pin (TPMCLK)		yes		yes	yes	yes
TPM1 channels		4		4	4	4
TPM2 channels	4	4	2	2	2	2
XOSC1		yes		yes	yes	yes
XOSC2		yes		yes	yes	yes
USB	yes		yes	yes	no	
Programmable Delay Block (PDB)	yes		yes	yes	yes	
SAR ADC differential channels ²	4 4 3		3	3	3	
SAR ADC single-ended channels	8 8 6		6	6	6	
DAC ouput pin (DACO)	yes		yes	yes	yes	
Voltage reference output pin (VREFO)	yes		yes	yes	yes	
General Purpose OPAMP (OPAMP)		yes		yes	yes	yes
Trans-Impedance Amplifier (TRIAMP)		yes		yes	yes	yes

¹ Port I/O count does not include two (2) output-only and one (1) input-only pins.

² Each differential channel is comprised of 2 pin inputs.



A complete description of the modules included on each device is provided in the following table.

Table 2. Versions of On-Chip Modules

Module	Version
Analog-to-Digital Converter (ADC16)	1
General Purpose Operational Amplifier (OPAMP)	1
Trans-Impedance Operational Amplifier (TRIAMP)	1
Digital to Analog Converter (DAC)	1
Programmable Delay Block	1
Inter-Integrated Circuit (IIC)	3
Central Processing Unit (CPU)	5
On-Chip In-Circuit Debug/Emulator (DBG)	3
Multi-Purpose Clock Generator (MCG)	3
Low Power Oscillator (XOSCVLP)	1
Carrier Modulator Timer (CMT)	1
Programable Analog Comparator (PRACMP)	1
Serial Communications Interface (SCI)	4
Serial Peripheral Interface (SPI)	5
Time of Day (TOD)	1
Universal Serial Bus (USB) ¹	1
Timer Pulse-Width Modulator (TPM)	3
System Integration Module (SIM)	1
Cyclic Redundancy Check (CRC)	3
Keyboard Interrupt (KBI)	2
Voltage Reference (VREF)	1
Voltage Regulator (VREG)	1
Interrupt Request (IRQ)	3
Flash Wrapper	1
GPIO	2
Port Control	1

¹ USB Module not available on MC9S08MM32A devices.

The block diagram in Figure 1 shows the structure of the MC9S08MM128 series MCU.






Figure 1. MC9S08MM128 series Block Diagram



1.1 Pin Assignments

This section shows the pin assignments for the MC9S08MM128 series devices.

1.1.1 64-Pin LQFP

The following two figures show the 64-pin LQFP pinout configuration. The first illustrates the pinout configuration for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices.




Figure 2. 64-Pin LQFP for MC9S08MM128, MC9S08MM64, and MC9S08MM32 devices

For MC9S08MM32A devices, pins 56, 57, 58, and 59 are no connects (NC) as illustrated in the following figure.






Figure 3. 64-Pin LQFP for MC9S08MM32A devices



1.1.2 80-Pin LQFP

The following figure shows the 80-pin LQFP pinout configuration.




Figure 4. 80-Pin LQFP



1.1.3 81-Pin MAPBGA

The following figure shows the 81-pin MAPBGA pinout configuration.

	1	2	3	4	5	6	7	8	9
Α	IRO	PTG0	PTF6	USB_DP	VBUS	VUSB33	PTF4	PTF3	PTE4
В	PTF7	PTA0	PTG1	USB_DM	PTF5	PTE7	PTF1	PTF0	PTE3
С	PTA4	PTA5	PTA6	PTA1	PTF2	PTE6	PTE5	PTE2	PTE1
D	INP1-	PTA7	PTB0	PTB1	PTA2	PTA3	PTD5	PTD7	PTE0
Е	OUT1	VINN1	OUT2	VDD2	VDD3	VDD1	PTD2	PTD3	PTD6
F	VINP1	TRIOUT1	INP2-	VSS2	VSS3	VSS1	PTB7	PTC7	PTD4
G	DADP0	DACO	TRIOUT2	VINN2	VREFO	PTB6	PTC0	PTC1	PTC2
Н	DADM0	DADM1	DADP1	VINP2	PTC3	PTC4	PTD0	PTC5	PTC6
J	VSSA	VREFL	VREFH	VDDA	PTB2	PTB3	PTD1	PTB4	PTB5

Figure 5. 81-Pin MAPBGA



1.2 Pin Assignments by Packages

Table 3. Package Pin Assignments

Default Function ALT1	P	<mark>ackag</mark>	е						
A1 2 2 IRO — — — IRO C4 3 — PTA1 KBI1P0 TX1 — PTA1/KBI1P0/TX1 D5 4 — PTA2 KBI1P1 RX1 ADP4 PTA2/KBI1P1/RX1/ADP4 D6 5 — PTA3 KBI1P2 ADP5 — PTA2/KBI1P2/ADP5 C1 6 3 PTA4 INP1+ — — PTA4/INP1+ C2 7 4 PTA5 — — PTA5 C3 8 5 PTA6 — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D4 11 8 PTB0 — — — PTB1/BLMS J1 12 9 VSSA — — PTB1/BLMS J1 12 9 VSSA — — VSSA J2 13 10	81 MAPBGA	80 LQFP	64 LQFP		ALT1	ALT2	ALT3	Composite Pin Name	
C4 3 — PTA1 KBI1P0 TX1 — PTA1/KBI1P0/TX1 D5 4 — PTA2 KBI1P1 RX1 ADP4 PTA2/KBI1P1/RX1/ADP4 D6 5 — PTA3 KBI1P2 ADP5 — PTA3/KBI1P2/ADP5 C1 6 3 PTA4 INP1+ — — PTA4/INP1+ C2 7 4 PTA5 — — — PTA5 C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D4 11 8 PTB0 — — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL	B2	1	1	PTA0	SS1	_	_	PTA0/SS1	
D5 4 — PTA2 KBI1P1 RX1 ADP4 PTA2/KBI1P1/RX1/ADP4 D6 5 — PTA3 KBI1P2 ADP5 — PTA3/KBI1P2/ADP5 C1 6 3 PTA4 INP1+ — — PTA4/INP1+ C2 7 4 PTA5 — — — PTA5 C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL D1 14 11 INP1- — — — OUT1	A1	2	2	IRO	_	_	_	IRO	
D6 5 — PTA3 KBI1P2 ADP5 — PTA3/KBI1P2/ADP5 C1 6 3 PTA4 INP1+ — — PTA4/INP1+ C2 7 4 PTA5 — — — PTA5 C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTA7/INP2+ D3 10 7 PTB0 — — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL <t< td=""><td>C4</td><td>3</td><td>_</td><td>PTA1</td><td>KBI1P0</td><td>TX1</td><td>_</td><td>PTA1/KBI1P0/TX1</td></t<>	C4	3	_	PTA1	KBI1P0	TX1	_	PTA1/KBI1P0/TX1	
C1 6 3 PTA4 INP1+ — — PTA4/INP1+ C2 7 4 PTA5 — — — PTA5 C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL D1 14 11 INP1- — — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F3 </td <td>D5</td> <td>4</td> <td>_</td> <td>PTA2</td> <td>KBI1P1</td> <td>RX1</td> <td>ADP4</td> <td>PTA2/KBI1P1/RX1/ADP4</td>	D5	4	_	PTA2	KBI1P1	RX1	ADP4	PTA2/KBI1P1/RX1/ADP4	
C2 7 4 PTA5 — — — PTA6 C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D3 10 7 PTB0 — — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL D1 14 11 INP1- — — — OUT1 E1 15 12 OUT1 — — — OUT1 F2 16	D6	5	_	PTA3	KBI1P2	ADP5	_	PTA3/KBI1P2/ADP5	
C3 8 5 PTA6 — — — PTA6 D2 9 6 PTA7 INP2+ — — PTB0 D3 10 7 PTB0 — — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — VREFL D1 14 11 INP1- — — INP1- E1 15 12 OUT1 — — OUT1 F2 16 13 DADP2 TRIOUT1 — — VINP1 E2 18 15 DADM2 VINN1 — — — INP2- E3 20 17	C1	6	3	PTA4	INP1+	_	_	PTA4/INP1+	
D2 9 6 PTA7 INP2+ — — PTB0 D3 10 7 PTB0 — — — PTB1/BLMS D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — VREFL D1 14 11 INP1- — — NP1- E1 15 12 OUT1 — — OUT1 F2 16 13 DADP2 TRIOUT1 — — OUT2 F1 17 14 VINP1 — — — VINP1 F2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — — OUT2 F3 20 17 OUT	C2	7	4	PTA5	_	_	_	PTA5	
D3 10 7 PTB0 — — — PTB0 D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — — VREFL D1 14 11 INP1- — — — NP1- E1 15 12 OUT1 — — — OUT1 F2 16 13 DADP2 TRIOUT1 — — OUT1 F1 17 14 VINP1 — — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — — OUT2 E3 20 17 OUT2 — — — OUT2 G2	СЗ	8	5	PTA6	_	_	_	PTA6	
D4 11 8 PTB1 BLMS — — PTB1/BLMS J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — VREFL D1 14 11 INP1- — — INP1- E1 15 12 OUT1 — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — — INP2- E3 20 17 OUT2 — — — OUT2 G2 21 18 DACO — — — DADP3/TRIOUT2 G3 22 19	D2	9	6	PTA7	INP2+	_	_	PTA7/INP2+	
J1 12 9 VSSA — — — VSSA J2 13 10 VREFL — — VREFL D1 14 11 INP1- — — INP1- E1 15 12 OUT1 — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	D3	10	7	PTB0	_	_	_	PTB0	
J2 13 10 VREFL — — — VREFL D1 14 11 INP1- — — — INP1- E1 15 12 OUT1 — — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — — VINP2	D4	11	8	PTB1	BLMS	_	_	PTB1/BLMS	
D1 14 11 INP1- — — — INP1- E1 15 12 OUT1 — — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	J1	12	9	VSSA	_	_	_	VSSA	
E1 15 12 OUT1 — — — OUT1 F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	J2	13	10	VREFL	_	_	_	VREFL	
F2 16 13 DADP2 TRIOUT1 — — DADP2/TRIOUT1 F1 17 14 VINP1 — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	D1	14	11	INP1-	_	_	_	INP1-	
F1 17 14 VINP1 — — — VINP1 E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	E1	15	12	OUT1	_	_	_	OUT1	
E2 18 15 DADM2 VINN1 — — DADM2/VINN1 F3 19 16 INP2- — — INP2- E3 20 17 OUT2 — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	F2	16	13	DADP2	TRIOUT1	_	_	DADP2/TRIOUT1	
F3 19 16 INP2- — — — INP2- E3 20 17 OUT2 — — — OUT2 G2 21 18 DACO — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	F1	17	14	VINP1	_	_	_	VINP1	
E3 20 17 OUT2 — — — OUT2 G2 21 18 DACO — — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	E2	18	15	DADM2	VINN1	_	_	DADM2/VINN1	
G2 21 18 DACO — — — DACO G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	F3	19	16	INP2-	_	_	_	INP2-	
G3 22 19 DADP3 TRIOUT2 — — DADP3/TRIOUT2 H4 23 20 VINP2 — — VINP2	E3	20	17	OUT2	_	_	_	OUT2	
H4 23 20 VINP2 — — VINP2	G2	21	18	DACO	_	_	_	DACO	
	G3	22	19	DADP3	TRIOUT2	_	_	DADP3/TRIOUT2	
CA 24 DADM2 VINNO	H4	23	20	VINP2	_	_	_	VINP2	
G4 Z4 Z1 DADINI3 VININZ DADINI3/VINNZ	G4	24	21	DADM3	VINN2	_	_	DADM3/VINN2	
G1 25 22 DADP0 — — DADP0	G1	25	22	DADP0	_	_	_	DADP0	
H1 26 23 DADMO — — — DADMO	H1	26	23	DADM0	_	_	_	DADM0	
G5 27 24 VREFO — — VREFO	G5	27	24	VREFO	_	_	_	VREFO	
H3 28 — DADP1 — — DADP1	НЗ	28	_	DADP1	_	_	_	DADP1	
H2 29 — DADM1 — — — DADM1	H2	29	_	DADM1	_	_	_	DADM1	






Table 3. Package Pin Assignments (Continued)

Pa	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
J3	30	25	VREFH	_	_	_	VREFH
J4	31	26	VDDA	_	_	_	VDDA
F4	32	27	VSS2	_	_	_	VSS2
J5	33	28	PTB2	EXTAL1	_	_	PTB2/EXTAL1
J6	34	29	PTB3	XTAL1	_	_	PTB3/XTAL1
E4	35	30	VDD2	_	_	_	VDD2
J8	36	31	PTB4	EXTAL2	_	_	PTB4/EXTAL2
J9	37	32	PTB5	XTAL2	_	_	PTB5/XTAL2
G6	38	_	PTB6	KBI1P3	_	_	PTB6/KBI1P3
F7	39	_	PTB7	KBI1P4	_	_	PTB7/KBI1P4
G7	40	33	PTC0	MOSI2	_	_	PTC0/MOSI2
G8	41	34	PTC1	MISO2	_	_	PTC1/MISO2
G9	42	35	PTC2	KBI1P5	SPSCK2	ADP6	PTC2/KBI1P5/SPSCK2/ADP6
H5	43	36	PTC3	KBI1P6	SS2	ADP7	PTC3/KBI1P6/SS2/ADP7
H6	44	37	PTC4	KBI1P7	CMPP0	ADP8	PTC4/KBI1P7/CMPP0/ADP8
H8	45	38	PTC5	KBI2P0	CMPP1	ADP9	PTC5/KBI2P0/CMPP1/ADP9
H9	46	39	PTC6	KBI2P1	PRACMPO	ADP10	PTC6/KBI2P1/PRACMPO/ADP10
F8	47	40	PTC7	KBI2P2	CLKOUT	ADP11	PTC7/KBI2P2/CLKOUT/ADP11
H7	48	41	PTD0	BKGD	MS	_	PTD0/BKGD/MS
J7	49	42	PTD1	CMPP2	RESET	_	PTD1/CMPP2/RESET
E7	50	43	PTD2	TPM1CH0	_	_	PTD2TPM1CH0
E8	51	44	PTD3	TPM1CH1	_	_	PTD3/TPM1CH1
F9	52	45	PTD4	SDA	TPM1CH2	_	PTD4/SDA/TPM1CH2
D7	53	46	PTD5	SCL	TPM1CH3	_	PTD5/SCL/TPM1CH3
E9	54	47	PTD6	TX1	_	_	PTD6/TX1
D8	55	48	PTD7	RX1	_	_	PTD7/RX1
D9	56		PTE0	KBI2P3	_	_	PTE0/KBI2P3
C9	57	_	PTE1	KBI2P4	_	_	PTE1/KBI2P4
C8	58	_	PTE2	KBI2P5	_	_	PTE2/KBI2P5
В9	59	_	PTE3	KBI2P6	_	_	PTE3/KBI2P6
A9	60	49	PTE4	CMPP3	TPMCLK	IRQ	PTE4/CMPP3/TPMCLK/IRQ



Table 3. Package Pin Assignments (Continued)

P	ackag	е					
81 MAPBGA	80 LQFP	64 LQFP	Default Function	ALT1	ALT2	ALT3	Composite Pin Name
F5	61	50	VSS3	_	_	_	VSS3
E5	62	51	VDD3	_	_	_	VDD3
C7	63	52	PTE5	TX2	_	_	PTE5/TX2
C6	64	53	PTE6	RX2	_	_	PTE6/RX2
В6	65	_	PTE7	TPM2CH3	_	_	PTE7/TPM2CH3
В8	66	_	PTF0	TPM2CH2	_	_	PTF0/TPM2CH2
В7	67	54	PTF1	RX2	TPM2CH1		PTF1/RX2/TPM2CH1
C5	68	55	PTF2	TX2	TPM2CH0	_	PTF2/TX2/TPM2CH0
A8	69	_	PTF3	SCL	_	_	PTF3/SCL
A7	70	_	PTF4	SDA	_	_	PTF4/SDA
B5	71	_	PTF5	KBI2P7	_	_	PTF5/KBI2P7
A6	72	56	VUSB33 ¹	_	_	_	VUSB33
В4	73	57	USB_DM ²	_	_	_	USB_DM
A4	74	58	USB_DP ³	_	_	_	USB_DP
A5	75	59	VBUS ⁴	_	_	_	VBUS
F6	76	60	VSS1	_	_	_	VSS1
E6	77	61	VDD1	_	_	_	VDD1
А3	78	62	PTF6	MOSI1	_	_	PTF6/MOSI1
B1	79	63	PTF7	MISO1	_	_	PTF7/MISO1
A2	80	64	PTG0	SPSCK1	_	_	PTG0/SPSCK1
В3	_	_	PTG1	_	_	_	PTG1

¹ NC on MC9S08MM32A devices.

² NC on MC9S08MM32A devices.

³ NC on MC9S08MM32A devices.

⁴ NC on MC9S08MM32A devices.



This section contains electrical specification tables and reference timing diagrams for the MC9S08MM128/64/32/32A microcontroller, including detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. These specifications will, however, be met for production silicon. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this data sheet supersede any values found in the module specifications.

2.1 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 4. Parameter Classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.



2.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

Table 5. Absolute Maximum Ratings

#	Rating	Symbol	Value	Unit
1	Supply voltage	V_{DD}	-0.3 to +3.8	V
2	Maximum current into V _{DD}	I _{DD}	120	mA
3	Digital input voltage	V _{In}	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	I _D	± 25	mA
5	Storage temperature range	T _{stg}	-55 to 150	°C

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}).

 $^{^2}$ $\,$ All functional non-supply pins are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}.$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).



2.3 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and it is user-determined rather than being controlled by the MCU design. In order to take $P_{\text{I/O}}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table	6	Thermal	Characteristics
Iabic	v.	HIIGHIIA	Ullai actel istics

#	Symbol	Rating		Value	Unit
1	T _A	Operating temperature		°C	
			MC9S08MM128	-40 to 105	
			MC9S08MM64	-40 to 105	
			MC9S08MM32	-40 to 105	
			MC9S08MM32A	-40 to 105	
2	T _{JMAX}	Maximum junction temp	135	°C	
3	θ_{JA}	Thermal resistance ^{1,2,3,}	Thermal resistance ^{1,2,3,4} Single-layer board — 1s		
			81-pin MBGA	77	
			80-pin LQFP	55	
			64-pin LQFP	68	
4	θ_{JA}	Thermal resistance ^{1, 2,}	^{3, 4} Four-layer board — 2s2p		°C/W
			81-pin MBGA	47	
			80-pin LQFP	40	
			64-pin LQFP	49	

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

$$P_D = P_{int} + P_{I/O}$$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

² Junction to Ambient Natural Convection

³ 1s — Single layer board, one signal layer

⁴ 2s2p — Four layer board, 2 signal and 2 power layers



For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_1 + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

$$K = P_D \times (T_A + 273^{\circ}C) + \theta_{AA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

2.4 ESD Protection Characteristics

Although damage from static discharge is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with CDF-AEC-Q00 Stress Test Qualification for Automotive Grade Integrated Circuits. (http://www.aecouncil.com/) This device was qualified to AEC-Q100 Rev E.

A device is considered to have failed if, after exposure to ESD pulses, the device no longer meets the device specification requirements. Complete dc parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
Human Body	Series Resistance	R1	1500	Ω
	Storage Capacitance	С	100	pF
	Number of Pulse per pin	_	3	_
Machine	Series Resistance	R1	0	Ω
	Storage Capacitance	С	200	pF
	Number of Pulse per pin	_	3	_
Latch-up	Minimum input voltage limit	_	-2.5	V
	Maximum input voltage limit	_	7.5	V

Table 7. ESD and Latch-up Test Conditions

Table 8. ESD and Latch-Up Protection Characteristics

#	Rating	Symbol	Min	Max	Unit	С
1	Human Body Model (HBM)	V_{HBM}	±2000	_	V	T
2	Machine Model (MM)	V_{MM}	±200	_	V	T
3	Charge Device Model (CDM)	V _{CDM}	±500	_	V	T
4	Latch-up Current at T _A = 125°C	I _{LAT}	±100	_	mA	T



2.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

Table 9. DC Characteristics

Num	Symbol	Charac	cteristic	Condition	Min	Typ ¹	Max	Unit	С
1	V _{DD}	Operating Voltage		_	1.8 ²	_	3.6	V	
2	V _{OH}	Output high voltage	All I/O pins, low-	drive strength					
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = -600 \mu\text{A}$	V _{DD} – 0.5	_	_	V	O
			All I/O pins, high	All I/O pins, high-drive strength					
				$V_{DD} \ge 2.7 \text{ V},$ $I_{Load} = -10 \text{ mA}$	V _{DD} – 0.5	_	_	V	Р
				$V_{DD} \ge 1.8V$, $I_{Load} = -3 \text{ mA}$	V _{DD} – 0.5	_	_	V	С
3	I _{OHT}	Output high current	Max total I _{OH} for						
				_	_	_	100	mA	D
4	V _{OL}	Output low voltage	All I/O pins, low-	drive strength					
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = 600 \mu\text{A}$	_	_	0.5	V	С
			All I/O pins, high	-drive strength		l .			1
				$V_{DD} \ge 2.7 \text{ V},$ $I_{Load} = 10 \text{ mA}$	_	_	0.5	V	Р
				$V_{DD} \ge 1.8 \text{ V},$ $I_{Load} = 3 \text{ mA}$	_	_	0.5	V	С
5	I _{OLT}	Output low current	Max total I _{OL} for all ports	_	_	_	100	mA	D
6	V _{IH}	Input high voltage	e all digital inputs						
				all digital inputs, V _{DD} > 2.7 V	0.70 x V _{DD}	_	_	V	Р
				all digital inputs, $2.7 \text{ V} > \text{V}_{DD} \ge 1.8 \text{ V}$	0.85 x V _{DD}	_	_	V	Р



Table 9. DC Characteristics (Continued)

Num	Symbol	Charac	teristic	Condition	Min	Typ ¹	Max	Unit	С
7	V _{IL}	Input low voltage	all digital inputs			l			
				all digital inputs, $V_{DD} > 2.7 \text{ V}$	_	_	0.35 x V _{DD}	V	Р
				all digital inputs, $2.7 > V_{DD} \ge 1.8$	_	_	0.30 x V _{DD}	V	Р
8	V _{hys}	Input hysteresis	all digital inputs	_	0.06 x V _{DD}	_	_	mV	С
9	I _{In}	Input leakage current	all input only pins (Per pin)	$V_{In} = V_{DD}$ or V_{SS}	_	_	0.5	μА	Р
10	I _{OZ}	Hi-Z (off-state) leakage current ³	all digital input/output (per pin)		_	0.003	0.5	μА	Р
11	R _{PU}	Pull-up resistors		_	17.5	_	52.5	kΩ	Р
12	R _{PD}	Internal pull-down resistors ⁴		_	17.5	_	52.5	kΩ	Р
13	I _{IC}	DC injection current ^{5, 6, 7}	Single pin limit						
				$V_{SS} > V_{IN} > V_{DD}$	-0.2	_	0.2	mA	D
			Total MCU limit,	includes sum of a	II stressed pins	5			
				$V_{SS} > V_{IN} > V_{DD}$	- 5	_	5	mA	D
14	C _{In}	Input Capacitance	, all pins	_	_	_	8	pF	С
15	V _{RAM}	RAM retention vol		_	-	0.6	1.0	V	С
16	V _{POR}	POR re-arm voltage	ge ⁸	_	0.9	1.4	1.79	V	С
17	t _{POR}	POR re-arm time		_	10	_	_	μS	D
18	V _{LVDH} ⁹	Low-voltage detection threshold — high range	V _{DD} falling						
				_	2.11	2.16	2.22	V	Р
			V _{DD} rising						
				_	2.16	2.23	2.27	V	Р
19	V _{LVDL}	Low-voltage detection threshold — low range ⁹	V _{DD} falling						
				_	1.80	1.84	1.88	V	Р
			V _{DD} rising		-				
				_	1.88	1.93	1.96	V	Р



Table 9. DC Characteristics (Continued)

Num	Symbol	Charac	teristic	Condition	Min	Typ ¹	Max	Unit	С
20		Low-voltage warning threshold — high range ⁹	V _{DD} falling						
				_	2.36	2.46	2.56	V	Р
			V _{DD} rising						
				_	2.36	2.46	2.56	V	Р
21		Low-voltage warning threshold — low range ⁹	V _{DD} falling						
				_	2.11	2.16	2.22	V	Р
			V _{DD} rising						
				_	2.16	2.23	2.27	V	Р
22	V _{hys}	Low-voltage inhib hysteresis ¹⁰	it reset/recover	_	_	50	_	mV	С
23	V_{BG}	Bandgap Voltage	Reference ¹¹	_	1.15	1.17	1.18	V	Р

¹ Typical values are measured at 25°C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

Does not include analog module pins. Dedicated analog pins should not be pulled to V_{DD} or V_{SS} and should be left floating when not used to reduce current leakage.

⁴ Measured with $V_{In} = V_{DD}$.

 $^{^{5}}$ All functional non-supply pins are internally clamped to V_{SS} and V_{DD} except PTD1.

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{In} > V_{DD}$) is greater than I_{DD} , the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).

⁸ Maximum is highest voltage that POR is guaranteed.

⁹ Run at 1 MHz bus frequency

¹⁰ Low voltage detection and warning limits measured at 1 MHz bus frequency.

¹¹ Factory trimmed at V_{DD} = 3.0 V, Temp = 25°C



Supply Current Characteristics Table 10. Supply Current Characteristics 2.6

#	Symbol	Parar	meter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
1	RI _{DD}	Run supply current	FEI mode;	all modules	ON ²					
				24 MHz	3	20	24	mA	-40 to	Р
				24 MHz	3	20	24	mA	105	Р
				20 MHz	3	18	_	mA	-40 to 105	Т
				8 MHz	3	8	_	mA	-40 to 105	Т
				1 MHz	3	1.8	_	mA	-40 to 105	Т
2	RI _{DD}	Run supply current	FEI mode;	ode; all modules OFF ³						
				24 MHz	3	12.3	14.1	mA	-40 to 105	С
				20 MHz	3	10.5	_	mA	-40 to 105	Т
				8 MHz	3	4.8	_	mA	-40 to 105	Т
				1 MHz	3	1.3	_	mA	-40 to 105	Т
3	RI _{DD}	Run supply current	LPS=0; all	modules OF	F ³					
				16 kHz FBILP	3	153	222	μА	-40 to 105	Т
				16 kHz FBELP	3	143	200	μА	-40 to 105	Т
4	RI _{DD}	Run supply current	LPS=1, all	modules OF	F ³					
				16 kHz FBELP	3	20	26	μΑ	0 to 70	Т
				16 kHz FBELP	3	20	70	μА	-40 to 105	Т





Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
5	WI _{DD}	Wait mode FEI mode, supply current	all modules	OFF ³					
			24 MHz	3	6.7	_	mA	-40 to 105	С
			20 MHz	3	5.6	_	mA	-40 to 105	Т
			8 MHz	3	2.4	_	mA	-40 to 105	Т
			1 MHz	3	1	_	mA	-40 to 105	Т
6	LPWI _{DD}	Low-Power Wait mode supply current							
			16 KHz	3	10	40	μA	-40 to 105	Т
7	S2I _{DD}	Stop2 mode supply cur- rent ⁴							
			N/A	3	0.39	0.8	μA	-40 to 25	Р
			N/A	3	2.4	4.5	μA	70	С
			N/A	3	7	11	μΑ	85	С
			N/A	3	16	22	μΑ	105	Р
			N/A	2	0.2	0.45	μA	-40 to 25	С
			N/A	2	2	3.8	μΑ	70	С
			N/A	2	8	12	μΑ	85	С
			N/A	2	10	20	μΑ	105	С



Table 10. Supply Current Characteristics (Continued)

#	Symbol	Parameter	Bus Freq	V _{DD} (V)	Typ ¹	Max	Unit	Temp (°C)	С
	S3I _{DD}	Stop3 mode No clocks supply current ⁴	active						
			N/A	3	0.55	0.9	μA	-40 to 25	Р
			N/A	3	5.5	8.9	μΑ	70	С
			N/A	3	14	18	μΑ	85	С
8			N/A	3	37	42	μΑ	105	Р
			N/A	2	0.35	0.5	μA	-40 to 25	С
			N/A	2	3.8	6.8	μΑ	70	С
			N/A	2	14	20	μΑ	85	С
			N/A	2	25	46	μΑ	105	С

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

NOTE: I/O pins are configured to output low, input-only pins are configured to pullup enabled. IRO pin connects to ground. TRIAMPx, OPAMPx, DACO, and VREFO pins are at reset state and unconnected.

Table 11. Typical Stop Mode Adders

#	Parameter	Condition		Tem	perature	(°C)		Units	С
"	1 drameter	Condition	-40	25	70	85	105	Omis	
1	LPO	_	50	75	100	150	250	nA	D
2	EREFSTEN	RANGE = HGO = 0	600	650	750	850	1000	nA	D
3	IREFSTEN ¹	_	_	73	80	92	125	μΑ	Т
4	TOD	Does not include clock source current	50	75	100	150	250	nA	D
5	PRACMP ¹	Not using the bandgap (BGBE = 0)	30	35	40	55	75	μΑ	Т
6	ADC ¹	ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0)	190	195	210	220	260	μΑ	Т

² ON = System Clock Gating Control registers turn on system clock to the corresponding modules.

³ OFF = System Clock Gating Control registers turn off system clock to the corresponding modules.

⁴ All digital pins must be configured to a known state to prevent floating pins from adding current. Smaller packages may have some pins that are not bonded out; however, software must still be configured to the largest pin package available so that all pins are in a known state. Otherwise, floating pins that are not bonded in the smaller packages may result in a higher current draw.



Table 11. Typical Stop Mode Adders (Continued)

#	Parameter	Condition		Temperature (°C)					
, ,	1 arameter	Condition	-40	25	70	85	105	Units	С
7	DAC ¹	High-Power mode; no load on DACO	369	377	377	390	410	μΑ	Т
		Low-Power mode	50	51	51	52	60	μΑ	Т
8	OPAMP ¹	High-Power mode	453	538	538	540	540	μΑ	Т
		Low-Power mode	56	67	67	68	70	μΑ	Т
9	TRIAMP ¹	High-Power mode	430	432	433	438	478	μΑ	Т
		Low-Power mode	52	52	52	55	60	μΑ	Т

¹ Not available in stop2 mode.

2.7 PRACMP Electricals

Table 12. PRACMP Electrical Specifications

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage	V _{PWR}	1.8	_	3.6	V	Р
2	Supply current (active) (PRG enabled)	I _{DDACT1}	_	_	80	μΑ	D
3	Supply current (active) (PRG disabled)	I _{DDACT2}	_	_	40	μΑ	D
4	Supply current (ACMP and PRG all disabled)	I _{DDDIS}	_	_	2	nA	D
5	Analog input voltage	VAIN	V _{SS} - 0.3	_	V_{DD}	V	D
6	Analog input offset voltage	VAIO	_	5	40	mV	D
7	Analog comparator hysteresis	V _H	3.0	_	20.0	mV	D
8	Analog input leakage current	I _{ALKG}	_	_	1	nA	D
9	Analog comparator initialization delay	tAINIT	_	_	1.0	μЅ	D
10	Programmable reference generator inputs	V _{In2} (V _{DD25})	1.8	_	2.75	V	D
11	Programmable reference generator setup delay	t _{PRGST}	_	1	_	μs	D
12	Programmable reference generator step size	Vstep	0.75	1	1.25	LSB	D
13	Programmable reference generator voltage range	Vprgout	V _{In} /32	_	V _{in}	V	Р

2.8 12-Bit DAC Electricals

Table 13. DAC 12LV Operating Requirements

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Supply voltage	V_{DDA}	1.8	3.6	٧	Р	
2	Reference voltage	V _{DACR}	1.15	3.6	V	С	
3	Temperature	T _A	-40	105	°C	С	
4	Output load capacitance	C _L	_	100	pF	С	A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.
5	Output load current	Ι _L	_	1	mA	С	

Table 14. DAC 12-Bit Operating Behaviors

#	Characteristic	Symbol	Min	Тур	Max	Unit	С	Notes
1	Resolution	N	12	_	12	bit	Т	
2	Supply current low-power mode	I _{DDA_DACLP}	_	50	100	μΑ	Т	
3	Supply current high-power mode	I _{DDA_DACHP}	_	345	500	μΑ	Т	
4	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) low-power mode	Ts _{FS} LP	_	_	200	μѕ	Т	 V_{DDA} = 3 V or 2.2 V V_{REFSEL} = 1 Temperature = 25°C
5	Full-scale Settling time (±1 LSB) (0x080 to 0xF7F or 0xF7F to 0x080) high-power mode	Ts _{FS} HP	_	_	30	μѕ	Т	 V_{DDA} = 3 V or 2.2 V V_{REFSEL} = 1 Temperature = 25°C
6	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) low-power mode	Ts _{C-C} LP	_	_	5	μѕ	Т	 V_{DDA} = 3 V or 2.2 V V_{REFSEL} = 1 Temperature = 25°C
7	Code-to-code Settling time (±1 LSB) (0xBF8 to 0xC08 or 0xC08 to 0xBF8) high-power mode (3 V at Room Temperature)	Ts _{C-C} HP	_	1	_	μs	Т	V _{DDA} = 3 V or 2.2 V V _{REFSEL} = 1 Temperature = 25°C
8	DAC output voltage range low (high-power mode, no load, DAC set to 0) (3 V at Room Temperature)	V _{dacoutl}	_	_	100	mV	Т	



Table 14. DAC 12-Bit Operating Behaviors (Continued)

#	Characteristic	Symbol	Min	Тур	Max	Unit	С	Notes
9	DAC output voltage range high (high-power mode, no load, DAC set to 0x0FFF)	V _{dacouth}	V _{DACR} - 100	_	_	mV	Т	
10	Integral non-linearity error	INL	_	_	± 8	LSB	Т	
11	Differential non-linearity error VDACR is > 2.4 V	DNL	_	_	± 1	LSB	Т	
12	Offset error	E _O	_	±0.4	±3	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
13	Gain error, $V_{REFH} = V_{ext} = V_{DD}$	E _G	_	±0.1	± 0.5	%FSR	Т	Calculated by a best fit curve from V _{SS} + 100mV to V _{REFH} -100mV
14	Power supply rejection ratio $V_{DD} \ge 2.4 \text{ V}$	PSRR	60	_	_	dB	Т	
15	Temperature drift of offset voltage (DAC set to 0x0800)	T _{co}			2	mV	Т	See Typical Drift figure that follows.
16	Offset aging coefficient	A _c	_	_	8	μV/yr	Т	




Figure 6. Offset at Half Scale vs Temperature



2.9 ADC Characteristics

Table 15. 16-Bit ADC Operating Conditions

#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
1	V_{DDA}	Supply voltage	Absolute	1.8	_	3.6	V	D	
2	ΔV_{DDA}		Delta to V _{DD} (V _{DD} -V _{DDA}) ²	-100	0	+100	mV	D	
3	ΔV_{SSA}	Ground voltage	Delta to V _{SS} (V _{SS} -V _{SSA}) ²	-100	0	+100	mV	D	
4	V_{REFH}	Ref Voltage High		1.15	V_{DDA}	V_{DDA}	V	D	
5	V _{REFL}	Ref Voltage Low		V _{SSA}	V _{SSA}	V _{SSA}	V	D	
6	V _{ADIN}	Input Voltage		V_{REFL}	_	V_{REFH}	V	D	
7	C _{ADIN}	Input Capacitance	16-bit modes 8/10/12-bit modes	_	8 4	10 5	pF	Т	
8	R _{ADIN}	Input Resistance		_	2	5	kΩ	Т	
9	R _{AS}	Analog Source Resistance							External to MCU Assumes ADLSMP=0
		16-bit mode	f _{ADCK} > 8 MHz	_	_	0.5	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	1	kΩ	Т	
			f _{ADCK} < 4 MHz	_	_	2	kΩ	Т	
		13/12-bit mode	f _{ADCK} > 8 MHz	_	_	1	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	2	kΩ	Т	
			f _{ADCK} < 4 MHz	_	_	5	kΩ	Т	
		11/10-bit mode	f _{ADCK} > 8 MHz	_	_	2	kΩ	Т	
			4 MHz < f _{ADCK} < 8 MHz	_	_	5	kΩ	Т	
			f _{ADCK} < 4 MHz	_	_	10	kΩ	Т	
		9/8-bit mode	f _{ADCK} > 8 MHz	_	_	5	kΩ	Т	
			f _{ADCK} < 8 MHz	_	_	10	kΩ	Т	_



#	Symb	Characteristic	Conditions	Min	Typ ¹	Max	Unit	С	Comment
10	f _{ADCK}	ADC Conversion Frequency	Clock						
		ADLPC=0, ADHS	C=1	1.0	_	8.0	MHz	D	
		ADLPC=0, ADHS	C=0	1.0	_	5.0	MHz	D	
		ADLPC=1, ADHS	C=0	1.0	_	2.5	MHz	D	

Typical values assume $V_{DDA} = 3.0 \text{ V}$, Temp = 25 °C, $f_{ADCK} = 1.0 \text{ MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 7. ADC Input Impedance Equivalency Diagram



Table 16. 16-Bit SAR ADC Characteristics full operating range (V_{REFH} = V_{DDA}, > 1.8, V_{REFL} = V_{SSA} \leq 8 MHz, -40 to 85 °C)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
	Supply Current	ADLPC=1, ADHSC=0		_	215	_			4.51.0145
1		ADLPC=0, ADHSC=0	I _{DDAD}	_	470	_	μА	Т	ADLSMP =0
		ADLPC=0, ADHSC=1		_	610	_			ADCO=1
2	Supply Current	Stop, Reset, Module Off	I _{DDAD}	_	0.01	_	μА	Т	
	ADC	ADLPC=1, ADHSC=0		_	2.4	_		0	
3	Asynchronous Clock Source	ADLPC=0, ADHSC=0	f _{ADACK}	_	5.2	_	MHz	С	t _{ADACK} =
		ADLPC=0, ADHSC=1		_	6.2	_			1/f _{ADACK}
4	Sample Time	See Reference Manual for	sample tim	nes					
5	Conversion Time	See Reference Manual for	conversion	times					
6	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	_	±16 ±20	+48/ -40 +56/ -28	LSB ³	Т	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		_	±1.5 ±1.75	±3.0 ±3.5		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.7 ±0.8	±1.5 ±1.5		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.5 ±0.5	±1.0 ±1.0		Т	
7	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL		±2.5 ±2.5	+5/-3 +5/-3	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_	±0.7 ±0.7	±1 ±1		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.5 ±0.5	±0.75 ±0.75		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	





Table 16. 16-Bit SAR ADC Characteristics full operating range (V_{REFH} = V_{DDA}, > 1.8, V_{REFL} = V_{SSA} \leq 8 MHz, -40 to 85 °C) (Continued)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
8	Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	INL		±6.0 ±10.0	±16.0 ±20.0	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_	±1.0 ±1.0	±2.5 ±2.5		Т	
		11-bit differential mode 10-bit single-ended mode			±0.5 ±0.5	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode			±0.3 ±0.3	±0.5 ±0.5		Т	
9	Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{ZS}	_	±4.0 ±4.0	+32/ –24 +24/ –16	LSB ²	Т	V _{ADIN} = V _{SSA}
		13-bit differential mode 12-bit single-ended mode			±0.7 ±0.7	±2.5 ±2.0		Т	
		11-bit differential mode 10-bit single-ended mode			±0.4 ±0.4	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode			±0.2 ±0.2	±0.5 ±0.5		Т	
10	Full-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{FS}		+10/0 +14/0	+42/–2 +46/–2	LSB ²	Т	$V_{ADIN} = V_{DDA}$
		13-bit differential mode 12-bit single-ended mode			±1.0 ±1.0	±3.5 ±3.5		Т	
		11-bit differential mode 10-bit single-ended mode			±0.4 ±0.4	±1.5 ±1.5		Т	
		9-bit differential mode 8-bit single-ended mode			±0.2 ±0.2	±0.5 ±0.5		Т	
11	Quantization Error	16-bit modes	E _Q	_	-1 to 0	_	LSB ²	D	
		≤13-bit modes		_	_	±0.5			
12	Effective Number of Bits	16-bit differential mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1	ENOB	12.8 12.7 12.6 12.5 11.9	14.2 13.8 13.6 13.3 12.5	_ _ _ _	Bits	С	F _{in} = F _{sample} /10 0
13	Signal to Noise plus Distortion	See ENOB	SINAD	SINAD	= 6.02 · E	NOB + 1.76	dB		



Table 16. 16-Bit SAR ADC Characteristics full operating range ($V_{REFH} = V_{DDA}$, > 1.8, $V_{REFL} = V_{SSA} \le 8$ MHz, -40 to 85 °C) (Continued)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
14	Total Harmonic Distortion	16-bit differential mode Avg=32	THD	_	-91.5	-74.3	dB	С	F _{in} = F _{sample} /10
		16-bit single-ended mode Avg=32		_	-85.5	_		D	0
15	Spurious Free Dynamic	16-bit differential mode Avg=32	SFDR	75.0	92.2	_	dB	С	F _{in} = F _{sample} /10
	Range	16-bit single-ended mode Avg=32		_	86.2	_		D	U
16	Input Leakage Error	all modes	E _{IL}		I _{In} * R _A	S	mV	D	I _{In} = leakage current (refer to DC characteri stics)
17	Temp Sensor Slope	−40°C − 25°C	m	_	1.646	_	mV/× C	С	
		25°C – 125°C		_	1.769	_			
18	Temp Sensor Voltage	25°C	V _{TEMP2}	_	718.2	_	mV	С	

¹ All accuracy numbers assume the ADC is calibrated with V_{REFH}=V_{DDA}

Typical values assume V_{DDA} = 3.0V, Temp = 25°C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 $^{^3}$ 1 LSB = $(V_{REFH} - V_{REFL})/2^N$



Table 17. 16-bit SAR ADC Characteristics full operating range (V_{REFH} = V_{DDA}, \geq 2.7 V, V_{REFL} = V_{SSA}, f_{ADACK} \leq 4 MHz, ADHSC = 1)

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
1	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	-	±16 ±20	+24/ -24 +32/-20	LSB ³	Т	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		_	±1.5 ±1.75	±2.0 ±2.5		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.7 ±0.8	±1.0 ±1.25		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.5 ±0.5	±1.0 ±1.0		Т	
2	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	_	±2.5 ±2.5	±3 ±3	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_	±0.7 ±0.7	±1 ±1		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.5 ±0.5	±0.75 ±0.75		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	
3	Integral Non-Linearity	16-bit differential mode 16-bit single-ended mode	INL	_	±6.0 ±10.0	±12.0 ±16.0	LSB ²	Т	
		13-bit differential mode 12-bit single-ended mode		_	±1.0 ±1.0	±2.0 ±2.0		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.5 ±0.5	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.3 ±0.3	±0.5 ±0.5		Т	
4	Zero-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{ZS}	_	±4.0 ±4.0	+16/0 +16/-8	LSB ²	Т	V _{ADIN} = V _{SSA}
		13-bit differential mode 12-bit single-ended mode		_	±0.7 ±0.7	±2.0 ±2.0		Т	
		11-bit differential mode 10-bit single-ended mode		_	±0.4 ±0.4	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_ _	±0.2 ±0.2	±0.5 ±0.5		Т	



Table 17. 16-bit SAR ADC Characteristics full operating range $(V_{REFH} = V_{DDA}, \ge 2.7 \text{ V}, V_{REFL} = V_{SSA}, f_{ADACK} \le 4 \text{ MHz}, ADHSC = 1) (Continued)$

#	Characteristic	Conditions ¹	Symb	Min	Typ ²	Max	Unit	С	Comment
5	Full-Scale Error	16-bit differential mode 16-bit single-ended mode	E _{FS}	_	+8/0 +12/0	+24/0 +24/0	LSB ²	Т	V _{ADIN} = V _{DDA}
		13-bit differential mode 12-bit single-ended mode			±0.7 ±0.7	±2.0 ±2.5		Т	
		11-bit differential mode 10-bit single-ended mode			±0.4 ±0.4	±1.0 ±1.0		Т	
		9-bit differential mode 8-bit single-ended mode		_	±0.2 ±0.2	±0.5 ±0.5		Т	
6	Quantization Error	16-bit modes	E _Q	_	-1 to 0	_	LSB ²	D	
		≤13-bit modes		_	_	±0.5			
7	Effective Number of Bits	16-bit differential mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1	ENO B	14.3 13.8 13.4 13.1 12.4	14.5 14.0 13.7 13.4 12.6	 - - -	Bits	С	F _{in} = F _{sample} /10 0
8	Signal to Noise plus Distortion	See ENOB	SINA D	SINAD	$= 6.02 \cdot E$	NOB + 1.76	dB		
9	Total Harmonic Distortion	16-bit differential mode Avg=32	THD	_	-95.8	-90.4	dB	С	F _{in} = F _{sample} /10
		16-bit single-ended mode Avg=32		_	_	_		D	0
10	Dynamic	16-bit differential mode Avg=32	SFDR	91.0	96.5	_	dB	С	F _{in} = F _{sample} /10
	Range	16-bit single-ended mode Avg=32		_	_	_		D	0
11	Input Leakage Error	all modes	E _{IL}		I _{In} * R _{AS}	5	mV	D	I _{In} = leakage current (refer to DC characteri stics)

All accuracy numbers assume the ADC is calibrated with $V_{REFH} = V_{DDA}$

Typical values assume V_{DDA} = 3.0V, Temp = 25°C, f_{ADCK}=2.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
 1 LSB = (V_{REFH} - V_{REFL})/2^N



2.10 MCG and External Oscillator (XOSC) Characteristics

Table 18. MCG (Temperature Range = −40 to 105°C Ambient)

#	Rating		Symbol	Min	Typical	Max	Unit	С
1	Internal reference startup time		t _{irefst}	_	55	100	μS	D
2	Average internal reference frequency	factory trimmed at VDD=3.0 V and temp=25°C	f _{int_ft}	_	31.25	_	kHz	С
		user trimmed		31.25		39.0625		С
3	DCO output frequency range —	Low range (DRS=00)	- f _{dco_t}	16	_	20	MHz	С
J	trimmed	Mid range (DRS=01)	'dco_t	32	_	40	IVIIIZ	С
		High range ¹ (DRS=10)		40	_	60		С
4	Resolution of trimmed DCO output fre-	with FTRIM	Λf.	_	± 0.1	± 0.2	%f _{dco}	С
4	quency at fixed voltage and temperature	without FTRIM	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	⁷⁰¹ dco	С
	Total deviation of trimmed DCO output	over voltage and temperature		_	±1.0	± 2		Р
5	frequency over voltage and temperature	over fixed voltage and temp range of 0 – 70 °C	Δf _{dco_t}	_	± 0.5	± 1	%f _{dco}	С
^	Acquisition time	FLL ²	t _{fII_acquire}	_	_	1		С
6		PLL ³	t _{pll_acquire}	_	_	1	ms	D
7	Long term Jitter of DCO output clock (a interval) 4	averaged over 2mS	C _{Jitter}	_	0.02	0.2	%f _{dco}	С
8	VCO operating frequency		f _{vco}	7.0	_	55.0	MHz	D
9	PLL reference frequency range		f _{pll_ref}	1.0	_	2.0	MHz	D
10	Jitter of PLL output clock measured over 625ns ⁵	Long term	f _{pll_jitter_625}	_	0.5664	_	%f _{pll}	D
		Entry ⁶	D _{lock}	± 1.49		± 2.98	0/	D
11	Lock frequency tolerance	Exit ⁷	D _{unl}	± 4.47	_	± 5.97	%	D
		FLL	t _{fll_lock}	_	_	t _{fll_acquire+}		D
12	Lock time	PLL	t _{pll_lock}	_	_	t _{pll_acquire+} 1075(1/ ^f pll_re f)	s	D
13	Loss of external clock minimum freque	ency - RANGE = 0	f _{loc_low}	(3/5) x f _{int_t}	_	_	kHz	D
14	Loss of external clock minimum freque	ency - RANGE = 1	f _{loc_high}	(16/5) x f _{int_t}	_	_	kHz	D

¹ This should not exceed the maximum CPU frequency for this device which is 48 MHz.

This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.



- This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{BUS}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.
- 625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- ⁶ Below D_{lock} minimum, the MCG is guaranteed to enter lock. Above D_{lock} maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- Below D_{unl} minimum, the MCG will not exit lock if already in lock. Above D_{unl} maximum, the MCG is guaranteed to exit lock.

Table 19. XOSC (Temperature Range = -40 to 105°C Ambient)


#	Chara	acteristic	Symbol	Min	Typ ¹	Max	Unit	С
	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)	• Low range (RANGE = 0)	f _{lo}	32	_	38.4	kHz	D
		 High range (RANGE = 1), FEE or FBE mode ² 	f _{hi-fll}	1	_	5	MHz	D
1		 High range (RANGE = 1), PEE or PBE mode ³ 	f _{hi-pll}	1	_	16	MHz	D
		High range (RANGE = 1),High gain (HGO = 1),BLPE mode	f _{hi-hgo}	1	_	16	MHz	D
		 High range (RANGE = 1), Low power (HGO = 0), BLPE mode 	f _{hi-lp}	1	_	8	MHz	D
2	Load capacitors		C ₁ C ₂	See crys	stal or resona recommer		cturer's	D
3	Feedback resistor	• Low range (32 kHz to 38.4 kHz)	R _F	_	10	_	ΜΩ	D
3		High range (1 MHz to 16 MHz)	_	_	1	_	10152	D
4	Series resistor — Low range	• Low Gain (HGO = 0)	R _S	_	0	_	kΩ	D
4		• High Gain (HGO = 1)		_	100	_		D
	Series resistor — High range	• Low Gain (HGO = 0)	R _S	_	0	_		D
		• High Gain (HGO = 1)						D
5		≥ 8 MHz			0	0	kΩ	D
		4 MHz			0	10		D
		1 MHz		_	0	20		D



Table 19. XOSC (To	Temperature Range =	–40 to 105°C Ambient)
--------------------	---------------------	-----------------------

#	Characteristic			Min	Typ ¹	Max	Unit	С
6	Crystal start-up time ⁴	• Low range, low gain (RANGE = 0, HGO = 0)	t CSTL-LP	_	200	_		D
		• Low range, high gain (RANGE = 0, HGO = 1)	t CSTL-HG O	_	400	_		D
		• High range, low gain (RANGE = 1, HGO = 0) ⁵	t _{CSTH-LP}	_	5	_	ms	D
		• High range, high gain (RANGE = 1, HGO = 1) ⁵	t _{CSTH-HG} O	_	15	_		D
		(RANGE = 1, HGO = 1)°	0					

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.



When MCG is configured for FEE or FBE mode, input clock source must be divisible using RDIV to within the range of 31.25 kHz to 39.0625 kHz.

³ When MCG is configured for PEE or PBE mode, input clock source must be divisible using RDIV to within the range of 1 MHz to 2 MHz.

⁴ This parameter is characterized and not tested on each device. Proper PC board layout porcedures must be followed to achieve specifications.

⁵ 4 MHz crystal.



2.11 AC Characteristics

This section describes ac timing characteristics for each peripheral system.

2.11.1 Control Timing

Table 20. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
1	f _{Bus}	Bus frequency $(t_{cyc} = 1/f_{Bus})$						MHz
			$V_{DD} \ge 1.8 \text{ V}$	dc	_	10	D	
			V _{DD} > 2.1 V	dc	_	20	D	
			V _{DD} > 2.4 V	dc	_	24	D	
2	t _{LPO}	Internal low-power oscillator period		700	1000	1300	Р	μS
3	t _{extrst}	External reset pulse width ² (t _{cyc} = 1/f _{Self_reset})		100	_	_	D	ns
4	t _{rstdrv}	Reset low drive		66 x t _{cyc}	_	_	D	ns
5	t _{MSSU}	Active background debug mode latch setup time		500	_	_	D	ns
6	t _{MSH}	Active background debug mode latch hold time		100	_	_	D	ns
7	t _{ILIH} , t _{IHIL}	IRQ pulse width Asynchronous path ² Synchronous path ³		100 1.5 x t _{cyc}	_	_	D	ns
8	t _{ILIH} , t _{IHIL}	KBIPx pulse width Asynchronous path ² Synchronous path ³		100 1.5 x t _{cyc}	_	_	D	ns



Table 20. Control Timing

#	Symbol	Parameter		Min	Typical ¹	Max	С	Unit
9	t _{Rise} , t _{Fall}	Port rise and fall time (load = 50	pF) ⁴ , Low Drive)				ns
		_	Slew rate control disabled (PTxSE = 0)	_	11	_	D	
		_	Slew rate control enabled (PTxSE = 1)	_	35	_	D	
		_	Slew rate control disabled (PTxSE = 0)	_	40	_	D	
			Slew rate control enabled (PTxSE = 1)	_	75	_	D	

¹ Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25 °C unless otherwise stated.




Figure 8. Reset Timing




Figure 9. IRQ/KBIPx Timing

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^{^4}$ Timing is shown with respect to 20% $\rm V_{DD}$ and 80% $\rm V_{DD}$ levels. Temperature range –40 °C to 105 °C.



2.11.2 TPM Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 21. TPM Input Timing	Table	21.	TPM	Input	Timing
----------------------------	--------------	-----	-----	-------	---------------

#	С	Function	Symbol	Min	Max	Unit
1	_	External clock frequency	f _{TPMext}	dc	f _{Bus} /4	MHz
2	_	External clock period	t _{TPMext}	4	_	t _{cyc}
3	D	External clock high time	t _{clkh}	1.5	_	t _{cyc}
4	D	External clock low time	t _{clkl}	1.5	_	t _{cyc}
5	D	Input capture pulse width	t _{ICPW}	1.5	_	t _{cyc}




Figure 10. Timer External Clock




Figure 11. Timer Input Capture Pulse



2.12 SPI Characteristics

Table 22 and Figure 12 through Figure 15 describe the timing requirements for the SPI system.

Table 22. SPI Timing

No. ¹	Characteristic ²		Symbol	Min	Max	Unit	С
1	Operating frequency	Master Slave	f _{op}	f _{Bus} /2048 0	f _{Bus} /2 f _{Bus} /4	Hz Hz	D
2	SPSCK period	Master Slave	^t SPSCK	2 4	2048 —	t _{cyc} t _{cyc}	D
3	Enable lead time	Master Slave	t _{Lead}	1/2 1		t _{SPSCK}	D
4	Enable lag time	Master Slave	t _{Lag}	1/2 1		^t spsck t _{cyc}	D
5	Clock (SPSCK) high or low time	Master Slave	t _{WSPSCK}	t _{cyc} – 30 t _{cyc} – 30	1024 t _{cyc}	ns ns	D
6	Data setup time (inputs)	Master Slave	t _{SU} t _{SU}	15 15		ns ns	D
7	Data hold time (inputs)	Master Slave	t _{HI} t _{HI}	0 25	_	ns ns	D
8	Slave access time ³		t _a	_	1	t _{cyc}	D
9	Slave MISO disable time ⁴		t _{dis}	_	1	t _{cyc}	D
10	Data valid (after SPSCK edge)	Master Slave	t _v		25 25	ns ns	D
11	Data hold time (outputs)	Master Slave	t _{HO}	0 0		ns ns	D
12	Rise time	Input Output	t _{RI} t _{RO}	_	t _{cyc} – 25 25	ns ns	D
13	Fall time	Input Output	t _{FI}	=	t _{cyc} – 25 25	ns ns	D


Numbers in this column identify elements in Figure 12 through Figure 15.

 $^{^2}$ All timing is shown with respect to 20% V_{DD} and 70% V_{DD} , unless noted; 100 pF load on all SPI pins. All timing assumes slew rate control disabled and high drive strength enabled for SPI output pins.

³ Time to data active from high-impedance state.

⁴ Hold time to high-impedance state.






NOTES:

- 1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 12. SPI Master Timing (CPHA = 0)




NOTES:

- 1. \overline{SS} output mode (MODFEN = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 13. SPI Master Timing (CPHA = 1)





1. Not defined, but normally MSB of character just received

Figure 14. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined, but normally LSB of character just received

Figure 15. SPI Slave Timing (CPHA = 1)



2.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MC9S08MM128RM).

Table 23. Flash Characteristics

#	Characteristic	Symbol	Min	Typical	Max	Unit	С
1	Supply voltage for program/erase -40°C to 105°C	V _{prog/erase}	1.8	_	3.6	V	D
2	Supply voltage for read operation	V _{Read}	1.8	_	3.6	V	D
3	Internal FCLK frequency ¹	f _{FCLK}	150	_	200	kHz	D
4	Internal FCLK period (1/FCLK)	t _{Fcyc}	5	_	6.67	μS	D
5	Byte program time (random location) ²	t _{prog}	9		t _{Fcyc}	Р	
6	Byte program time (burst mode) ²	t _{Burst}		4		t _{Fcyc}	Р
7	Page erase time ²	t _{Page}		4000		t _{Fcyc}	Р
8	Mass erase time ²	t _{Mass}		20,000		t _{Fcyc}	Р
9	Program/erase endurance ³ T _L to T _H = -40°C to + 105°C T = 25°C		10,000	— 100,000	_ _	cycles	С
10	Data retention ⁴	t _{D_ret}	15	100	_	years	С

The frequency of this clock is controlled by a software setting.

These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

³ **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

⁴ **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory.*



2.14 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit http://www.usb.org.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

Table 24. Internal USB 3.3 V Voltage Regulator Characteristics

#	Characteristic	Symbol	Min	Тур	Max	Unit	С
1	Regulator operating voltage	V _{regin}	3.9	_	5.5	V	С
2	VREG output	V _{regout}	3	3.3	3.75	V	Р
3	V _{USB33} input with internal VREG disabled	V _{usb33in}	3	3.3	3.6	V	С
4	VREG Quiescent Current	I _{VRQ}	_	0.5	_	mA	С



2.15 VREF Electrical Specifications

Table 25. VREF Electrical Specifications

#	Characteristic	Symbol	Min	Max	Unit	С
1	Supply voltage	V _{DDA}	1.80	3.6	V	С
2	Temperature	T _A	-40	105	°C	С
3	Output Load Capacitance	C _L	_	100	nf	D
4	Maximum Load	_	_	10	mA	_
5	Voltage Reference Output with Factory Trim. V _{DD} = 3 V at 25°C.	Vout	1.140	1.160	V	Р
6	Temperature Drift (Vmin – Vmax across the full temperature range)	Tdrift	_	25	mV ¹	Т
7	Aging Coefficient ²	Ac	_	60	μV/year	С
8	Powered down Current (Off Mode, VREFEN=0, VRSTEN=0)	I	_	0.10	μА	С
9	Bandgap only (MODE_LV[1:0] = 00)	1	_	75	μΑ	Т
10	Low-Power buffer (MODE_LV[1:0] = 01)	I	_	125	μA	Т
11	Tight-Regulation buffer (MODE_LV[1:0] = 10)	I	_	1.1	mA	Т
12	Load Regulation MODE_LV = 10	_	_	100	μV/mA	С
13	Line Regulation MODE = 1:0, Tight Regulation V_{DD} < 2.3 V, Delta V_{DDA} = 100 mV, VREFH = 1.2 V driven externally with VREFO disabled. (Power Supply Rejection)	DC	70	_	dB	С

¹ See typical chart that follows (Figure 16).

Table 26. VREF Limited Range Operating Behaviors

#	Characteristic	Symbol	Min	Max	Unit	С	Notes
1	Voltage Reference Output with Factory Trim (Temperature range from 0° C to 50° C)	$V_{ m out}$	1.149	1.152	mV	Т	
2	Temperature Drift (V _{min} – V _{max} Temperature range from 0° C to 50° C)	T _{drift}	_	3	mV ¹	Т	

¹ See typical chart that follows (Figure 16).

² Linear reliability model (1008 hours stress at 125°C = 10 years operating life) used to calculate Aging μ V/year. V_{refo} data recorded per month.






Figure 16. Typical VREF Output vs. Temperature




Figure 17. Typical VREF Output vs. $V_{\rm DD}$

2.16 TRIAMP Electrical Parameters

Table 27. TRIAMP Characteristics 1.8-3.6 V, -40°C~105°C

#	Characteristic ¹	Symbol	Min	Typ ²	Max	Unit	С
1	Operating Voltage	V_{DD}	1.8	_	3.6	V	С
2	Supply Current (I _{OUT} =0mA, CL=0) Low-power mode	I _{SUPPLY}	_	52	60	μΑ	Т
3	Supply Current (I _{OUT} =0mA, CL=0) High-speed mode	I _{SUPPLY}	_	432	480	μΑ	T
4	Input Offset Voltage	Vos	_	± 1	± 5	mV	Т
5	Input Offset Voltage Temperature Drift	α _{VOS}	_	600	_	μV	T
6	Input Offset Current	Ios	_	±120	500	рА	Т
7	Input Bias Current (0 ~ 50°C)	I _{BIAS}	_	< 350	< ±500	рА	Т
8	Input Bias Current (-40 ~ 105°C)	I _{BIAS}	_	3	6.55	nA	Т
9	Input Common Mode Voltage Low	V _{CML}	0	_	_	V	Т
10	Input Common Mode Voltage High	V _{CMH}	_	_	V _{DD} -1.4	V	Т
11	Input Resistance	R _{IN}	500	_	_	MΩ	Т
12	Input Capacitances	C _{IN}	_	_	5	pF	D
13	AC Input Impedance (f _{IN} =100kHz)	X _{IN}	_	1	_	ΜΩ	D
14	Input Common Mode Rejection Ratio	CMRR	60	70	_	dB	Т
15	Power Supply Rejection Ration	PSRR	60	70	_	dB	Т
16	Slew Rate (ΔV _{IN} =100mV) Low-power mode	SR	_	0.1	_	V/µs	Т
17	Slew Rate (ΔV _{IN} =100mV) High-speed mode	SR	_	1	_	V/μs	Т
18	Unity Gain Bandwidth (Low-power mode) 50pF	GBW	0.15	0.25	_	MHz	Т
19	Unity Gain Bandwidth (High-speed mode) 50pF	GBW	_	1.6	_	MHz	Т
20	DC Open Loop Voltage Gain	A _V	_	80	_	dB	Т
21	Load Capacitance Driving Capability	CL(max)	_	_	100	pF	Т
22	Output Impedance AC Open Loop (@100 kHz Low-power mode)	R _{OUT}	_	1.4	_	kΩ	D
23	Output Impedance AC Open Loop (@100 kHz High-speed mode)	R _{OUT}		184	_	Ω	D
24	Output Voltage Range	triout	0.15	_	V _{DD} – 0.15	V	Т
25	Output Drive Capability	I _{OUT}	_	± 1.0	_	mA	Т
26	Gain Margin	GM	20		_	dB	D
27	Phase Margin	PM	45	55	_	deg	T
28	Input Voltage Noise Density	f= 1 kHz	_	160	_	nV/√Hz	Т

¹ All parameters are measured at 3.0 V, CL= 47 pF across temperature –40 to + 105 °C unless specified.

 $^{^2}$ $\,$ Data in Typical column was characterized at 3.0 V, 25 $^{\circ}\text{C}$ or is typical recommended value.



2.17 **OPAMP Electrical Parameters**

Table 28. OPAMP Characteristics 1.8-3.6 V

Characteristics Symbol Min Typ* Max Unit C		Table 20. Of Am			T			
Supply Current (I _{OUT} =0mA, CL=0 Low-Power mode) I _{SUPPLY} 67 80 μA T mode) Supply Current (I _{OUT} =0mA, CL=0 High-Speed I _{SUPPLY} 538 550 μA T mode) I Input Offset Voltage V _{OS} ±2 ±6 mV T Input Offset Voltage Temperature Coefficient α _{VOS} ±0 ±2.5 ±250 nA T Input Offset Current (-40°C to 105°C) I _{OS} ±2.5 ±250 nA T Input Offset Current (-40°C to 50°C) I _{OS} 45 nA T Input Offset Current (-40°C to 50°C) I _{BIAS} 0.8 3.5 nA T Input Offset Current (-40°C to 50°C) I _{BIAS} ±2 nA T Input Disa Current (-40°C to 50°C) I _{BIAS} ±2 nA T Input Disa Current (-40°C to 50°C) I _{BIAS} ±2 nA T Input Disa Current (-40°C to 50°C) I _{BIAS} ±2 nA T Input Common Mode Voltage High V _{CML} 0.1 V T Input Common Mode Voltage High V _{CML} 0.1 V T Input Common Mode Voltage High V _{CMH} V _{DD} V T Input Capacitances R _{IN} 500 MΩ T Input Capacitances R _{IN} 500 MΩ T Input Capacitances C _{IN} 10 pF D D AC Input Impedance (I _{IN} =100kHz Negative Channel) IX _{IN} 52 kΩ D D D Channel) Input Common Mode Rejection Ratio CMRR 55 65 dB T D Power Supply Rejection Ratio CMRR 55 65 dB T D Power Supply Rejection Ratio CMRR 55 65 dB T D D D D D D D D D	#	Characteristics ¹	Symbol	Min	Typ ²	Max	Unit	С
Supply Current (Out=0mA, CL=0 High-Speed IsuppLy Isupply Current (Out=0mA, CL=0 High-Speed IsuppLy Current (Out=0mA, Current	1	Operating Voltage	V_{DD}	1.8	_	3.6	V	С
mode	2		I _{SUPPLY}	_	67	80	μΑ	Т
5 Input Offset Voltage Temperature Coefficient α _{V/OS} — 10 — μV/C T	3		I _{SUPPLY}	_	538	550	μΑ	Т
6 Input Offset Current (-40°C to 105°C) IoS — ±2.5 ±250 nA T 7 Input Offset Current (-40°C to 50°C) IoS — — 45 nA T 8 Positive Input Bias Current (-40°C to 105°C) IBIAS — 0.8 3.5 nA T 9 Positive Input Bias Current (-40°C to 50°C) IBIAS — — ±2 nA T 10 Negative Input Bias Current (-40°C to 50°C) IBIAS — — ±25 250 nA T 11 Negative Input Bias Current (-40°C to 50°C) IBIAS — — 45 nA T 11 Negative Input Bias Current (-40°C to 50°C) IBIAS — — 45 nA T 12 Input Common Mode Voltage Ingative Common Mode Voltage Ingative Common Mode Voltage High VCML 0.1 — — MΩ T 15 Input Capacitances CIN — — 10 pF D 16	4	Input Offset Voltage	Vos	_	±2	±6	mV	Т
Targut Offset Current (-40°C to 50°C) Ios - - 45 nA T	5	Input Offset Voltage Temperature Coefficient	α_{VOS}	_	10	_	μV/C	Т
8 Positive Input Bias Current (-40°C to 105°C) I _{BIAS} — 0.8 3.5 nA T 9 Positive Input Bias Current (-40°C to 50°C) I _{BIAS} — ±2 nA T 10 Negative Input Bias Current (-40°C to 105°C) I _{BIAS} — 2.5 250 nA T 11 Negative Input Bias Current (-40°C to 50°C) I _{BIAS} — 45 nA T 11 Negative Input Bias Current (-40°C to 50°C) I _{BIAS} — 45 nA T 11 Negative Input Bias Current (-40°C to 50°C) I _{BIAS} — 45 nA T 11 Negative Input Bias Current (-40°C to 50°C) I _{BIAS} — 45 nA T 12 Input Common Mode Voltage Low V _{CML} 0.1 — 45 nA T 14 Input Common Mode Voltage High V _{CMH} — — 10 pF D 16 AC Input Impedance (f _{IN} =100kHz Negative Chanel) IXIN — 132	6	Input Offset Current (-40°C to 105°C)	I _{OS}	_	±2.5	±250	nA	Т
9 Positive Input Bias Current (-40°C to 50°C)	7	Input Offset Current (-40°C to 50°C)	I _{OS}	_	_	45	nA	Т
Negative Input Bias Current (-40°C to 105°C) IBIAS — 2.5 250 nA T	8	Positive Input Bias Current (-40°C to 105°C)	I _{BIAS}	_	0.8	3.5	nA	Т
11 Negative Input Bias Current (-40°C to 50°C) BiAS -	9	Positive Input Bias Current (-40°C to 50°C)	I _{BIAS}	_	_	±2	nA	Т
12 Input Common Mode Voltage Low V _{CML} 0.1 — — V T 13 Input Common Mode Voltage High V _{CMH} — — V _{DD} V T 14 Input Resistance R _{IN} — 500 — MΩ T 15 Input Capacitances C _{IN} — — 10 pF D 16 AC Input Impedance (f _{IN} =100kHz Negative Channel) X _{IN} — 52 — kΩ D 17 AC Input Impedance (f _{IN} =100kHz Positive Channel) X _{IN} — 132 — kΩ D 18 Input Common Mode Rejection Ratio CMRR 55 65 — dB T 19 Power Supply Rejection Ratio PSRR 60 65 — dB T 20 Slew Rate (ΔV _{IN} =100mV Low-Power mode) SR 0.1 — — V/ _{II} s T 21 Slew Rate (ΔV _{IN} =100mV High-Speed mode) SR 1 — — W/ _{II} s T 22 Unity Gain Bandwidth (Low-Power mode) GBW 0.2 — — MHz T 23 Unity Gain Bandwidth (High-Speed mode) GBW 1 — — MHz T 24 DC Open Loop Voltage Gain A _V 80 90 — dB T 25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Output Impedance AC Open Loop (@100 kHz R _{OUT} — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz R _{OUT} — 220 — Ω D 28 Output Voltage Range V _{OUT} 0.15 — V _{DD} =0.1 V T 29 Output Drive Capability I _{OUT} ±0.5 ±1.0 — mA T	10	Negative Input Bias Current (-40°C to 105°C)	I _{BIAS}	_	2.5	250	nA	Т
13 Input Common Mode Voltage High V _{CMH} — — V _{DD} V T 14 Input Resistance R _{IN} — 500 — MΩ T 15 Input Capacitances C _{IN} — — 10 pF D 16 AC Input Impedance (f _{IN} =100kHz Negative Channel) IX _{IN} — 52 — kΩ D 17 AC Input Impedance (f _{IN} =100kHz Positive Channel) IX _{IN} — 132 — KΩ D 18 Input Common Mode Rejection Ratio CMRR 55 65 — dB T 19 Power Supply Rejection Ratio PSRR 60 65 — dB T 20 Slew Rate (ΔV _{IN} =100mV Low-Power mode) SR 0.1 — — V/μs T 21 Slew Rate (ΔV _{IN} =100mV High-Speed mode) SR 1 — — V/μs T 22 Unity Gain Bandwidth (Low-Power mode) GBW 0.2 — — MHz T 23 Unity Gain Bandwidth (High-Speed mode) GBW 1 — — MHz T 24 DC Open Loop Voltage Gain A _V 80 90 — dB T 25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Cutput Impedance AC Open Loop (@100 kHz R _{OUT} — 4k — Ω D D 27 Output Impedance AC Open Loop (@100 kHz R _{OUT} — 220 — Ω D 28 Output Voltage Range V _{OUT} 0.15 — V _{DD} =0.1 V T 29 Output Drive Capability I _{OUT} ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	11	Negative Input Bias Current (-40°C to 50°C)	I _{BIAS}	_	_	45	nA	Т
Input Resistance R _{IN} — 500 — MΩ T	12	Input Common Mode Voltage Low	V _{CML}	0.1	_	_	V	Т
15 Input Capacitances C _{IN}	13	Input Common Mode Voltage High	V _{CMH}	_	_	V_{DD}	V	Т
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	14	Input Resistance	R _{IN}	_	500	_	MΩ	Т
Channel Cha	15	Input Capacitances	C _{IN}	_	_	10	pF	D
Channel Naz Naz	16		X _{IN}	_	52	_	kΩ	D
Power Supply Rejection Ratio PSRR 60 65 — dB T	17		X _{IN}	_	132	_	kΩ	D
Slew Rate (ΔV _{IN} =100mV Low-Power mode) SR 0.1 — — V/μs T	18	Input Common Mode Rejection Ratio	CMRR	55	65	_	dB	Т
Slew Rate (ΔV _{IN} =100mV High-Speed mode) SR 1	19	Power Supply Rejection Ratio	PSRR	60	65	_	dB	Т
22 Unity Gain Bandwidth (Low-Power mode) GBW 0.2 — — MHz T 23 Unity Gain Bandwidth (High-Speed mode) GBW 1 — — MHz T 24 DC Open Loop Voltage Gain A _V 80 90 — dB T 25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Output Impedance AC Open Loop (@100 kHz Low-Power mode) ROUT — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz High-Speed mode) ROUT — 220 — Ω D 28 Output Voltage Range Vout 0.15 — VpDD-0.1 for VpD-0.1 for VpD-0.	20	Slew Rate (ΔV _{IN} =100mV Low-Power mode)	SR	0.1	_	_	V/µs	Т
23 Unity Gain Bandwidth (High-Speed mode) GBW 1 — — MHz T 24 DC Open Loop Voltage Gain A _V 80 90 — dB T 25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Output Impedance AC Open Loop (@100 kHz Low-Power mode) ROUT — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz High-Speed mode) ROUT — 220 — Ω D 28 Output Voltage Range VOUT 0.15 — VDD-0.1 5 V T 29 Output Drive Capability IOUT ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	21	Slew Rate (ΔV _{IN} =100mV High-Speed mode)	SR	1	_	_	V/µs	Т
24 DC Open Loop Voltage Gain A _V 80 90 — dB T 25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Output Impedance AC Open Loop (@100 kHz Low-Power mode) ROUT — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz High-Speed mode) ROUT — 220 — Ω D 28 Output Voltage Range VOUT 0.15 — VDD-0.1 5 V T 29 Output Drive Capability IOUT ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	22	Unity Gain Bandwidth (Low-Power mode)	GBW	0.2	_	_	MHz	Т
25 Load Capacitance Driving Capability CL(max) — — 100 pF T 26 Output Impedance AC Open Loop (@100 kHz Low-Power mode) R _{OUT} — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz High-Speed mode) R _{OUT} — 220 — Ω D 28 Output Voltage Range V _{OUT} 0.15 — V _{DD} =0.1 5 V T 29 Output Drive Capability I _{OUT} ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	23	Unity Gain Bandwidth (High-Speed mode)	GBW	1	_	_	MHz	Т
26 Output Impedance AC Open Loop (@100 kHz Low-Power mode) ROUT — 4k — Ω D 27 Output Impedance AC Open Loop (@100 kHz High-Speed mode) ROUT — 220 — Ω D 28 Output Voltage Range VOUT 0.15 — VDD-0.1 5 V T 29 Output Drive Capability IOUT ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	24	DC Open Loop Voltage Gain	A_V	80	90	_	dB	Т
26 Low-Power mode) Graph	25	Load Capacitance Driving Capability	CL(max)	_	_	100	pF	Т
27 High-Speed mode) VOUT 0.15 — VDD-0.1 5 V T 28 Output Voltage Range VOUT 0.15 — VDD-0.1 5 V T 29 Output Drive Capability IOUT ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	26		R _{OUT}	_	4k	_	Ω	D
29 Output Drive Capability I _{OUT} ±0.5 ±1.0 — mA T 30 Gain Margin GM 20 — — dB D	27		R _{OUT}	_	220	_	Ω	D
30 Gain Margin GM 20 — — dB D	28	Output Voltage Range	V _{OUT}	0.15	_		V	Т
· · · · · · · · · · · · · · · · · · ·	29	Output Drive Capability	I _{OUT}	±0.5	±1.0	_	mA	Т
31 Phase Margin PM 45 55 — deg T	30	Gain Margin	GM	20	_	_	dB	D
	31	Phase Margin	PM	45	55	_	deg	Т



Ordering Information

Table 28. OPAMP Characteristics 1.8–3.6 V (Continued)

#	Characteristics ¹	Symbol	Min	Typ ²	Max	Unit	С
32	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 Vp-p, CL = 25 pF, RL = 100k)	T _{startup}	_	4	_	uS	T
33	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 Vp-p, CL = 25 pF, RL = 100k)	T _{startup}	_	1	_	uS	Τ
34	Input Voltage Noise Density	f=1 kHz	_	250		nV/√Hz	T

All parameters are measured at 3.3 V, CL =4 7 pF across temperature -40 to + 105°C unless specified.

3 Ordering Information

This appendix contains ordering information for the device numbering system. MC9S08MM128 and MC9S08MM64 devices.

3.1 Device Numbering System

Example of the device numbering system:




Table 29. Device Numbering System

Device Number ¹	Men	nory	Available Packages ²
Device Number	Flash		Available Fackages
	131,072	12,288	64 LQFP
MC9S08MM128	131,072	12,288	80 LQFP
	131,072	12,288	81 MAPBGA
MC9S08MM64	65,536	12,288	64 LQFP
MC9S08MM32	32768	4096	64 LQFP
MC9S08MM32A	32768	2048	64 LQFP

See Table 2 for a complete description of modules included on each device.

² Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² See Table 30 for package information.



3.2 Package Information

Table 30. Package Descriptions

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
64	Low Quad Flat Package	LQFP	LH	840F-02	98ASS23234W
80	Low Quad Flat Package LQFP		LK	917-01	98ASS23174W
81	MAPBGA Package	Map PBGA	MB	1662-01	98ASA10670D

3.3 Mechanical Drawings

Table 30 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08MM128 series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 30, or
- Open a browser to the Freescale[®] website (http://www.freescale.com), and enter the appropriate document number (from Table 30) in the "Enter Keyword" search box at the top of the page.

4 Revision History

Table 31. Revision History

Rev	Date	Description of Changes	
0	06/2009	Initial release of the Data Sheet.	
1	07/2009	Updated MCG and XOSC Average internal reference frequency.	
2	01/2010	Revised to include MC9S08MM32 and MC9S08MM32A devices. Updated electrical characteristic data.	
3	10/2010	Updated with the latest characteristic data. Added several figures. Added the ADCTypical Operation table.	



Revision History





How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed: Freescale Semiconductor

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center http://compass.freescale.net/go/168063291 1-800-441-2447 or 1-303-675-2140 Fax: 1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2010. All rights reserved.

