

**PRELIMINARY**

64K x 36 SRAM Module

128K x 36 SRAM Module

256K x 36 SRAM Module

512K x 36 SRAM Module

Features

- Operates at 50 MHz
- Uses 64K x 18 / 128K x 18 or 256K x 18 high performance synchronous SRAMs.
- 144-position Angled DIMM from Berg p/n 61178
- 3.3V inputs/data outputs

Functional Description

The CYM9270, CYM9271, CYM9272 and the CYM9273 are high-performance synchronous memory modules organized as 64K(9270), 128K(9271), 256K(9272), 512K(9273) by 36 bits. These modules are constructed using either 64K x 18 SRAM's (CYM9270, CYM9271A), 128K x 18 SRAM's (9271B,


9272A) or 256K x 18 SRAM's (9272B, 9273). in plastic surface mount packages on an epoxy laminate board with pins. The modules are designed to be incorporated into large memory arrays.

The modules are configured as single banks or multiple banks depending on the SRAM used to make the module. Separate clock are provided for each of the banks. Separate clocks are provided for each of the SRAM's.


Multiple ground pins and on-board de-coupling capacitors ensure high performance with maximum noise immunity.

All components on the cache modules are surface mounted on a multi-layer epoxy laminate (FR-4) substrate. The contact pins are plated with 150 micro-inches of nickel covered by 30 micro-inches of gold flash.

Logic Block Diagram - CYM9270/CYM9271A




Logic Block Diagram - CYM9271B/CYM9272A



9271B/72A

	PD ₁	PD ₀	
128Kx36	NC	GND	Bank 0
256Kx36	GND	GND	Bank 0 and Bank 1

Logic Block Diagram - CYM9272B/CYM9273



9272/73



PRELIMINARY

CYM9270
CYM9271A/B
CYM9272A/B
CYM9273

PinConfiguration

Dual Read-Out SIMM (DIMM)

Top View

GND	1	2	GND
A ₀	3	4	A ₁
A ₂	5	6	A ₃
A ₄	7	8	A ₅
V _{CC3}	9	10	V _{CC3}
NC	11	12	NC
NC	13	14	NC
GND	15	16	GND
A ₆	17	18	A ₇
A ₈	19	20	A ₉
A ₁₀	21	22	A ₁₁
NC	23	24	NC
V _{CC3}	25	26	V _{CC3}
A ₁₂	27	28	A ₁₃
A ₁₄	29	30	A ₁₅
A ₁₆	31	32	A ₁₇
GND	33	34	GND
PD ₀	35	36	PD ₁
GND	37	38	GND
BW[0]	39	40	BW[1]
CS[0]	41	42	OE[0]
GND	43	44	GND
CLK1	45	46	CLK0
GND	47	48	GND
D ₀	49	50	D ₁
V _{CC3}	51	52	V _{CC3}
D ₂	53	54	D ₃
D ₄	55	56	D ₅
D ₆	57	58	D ₇
GND	59	60	GND
V _{CC3}	61	62	V _{CC3}
D ₈	63	64	D ₉
D ₁₀	65	66	D ₁₁
GND	67	68	GND
D ₁₂	69	70	D ₁₃
D ₁₄	71	72	D ₁₅
DQ ₀	73	74	DQ ₁
NC	75	76	NC ¹
NC	77	78	NC
GND	79	80	GND
WE	81	82	ADSP
NC	83	84	NC
V _{CC3}	85	86	V _{CC3}
NC	87	88	NC
NC	89	90	NC
NC	91	92	NC
V _{CC3}	93	94	V _{CC3}
NC	95	96	NC
NC	97	98	NC
NC	99	100	NC
GND	101	102	GND
BW[2]	103	104	BW[3]
CS[1]	105	106	OE[1]
V _{CC3}	107	108	V _{CC3}
D ₁₆	109	110	D ₁₇
D ₁₈	111	112	D ₁₉
NC	113	114	NC
NC	115	116	NC
NC	117	118	NC
GND	119	120	GND
CLK3	121	122	CLK2
GND	123	124	GND
D ₂₀	125	126	D ₂₁
GND	127	128	GND
D ₂₂	129	130	D ₂₃
D ₂₄	131	132	D ₂₅
D ₂₆	133	134	D ₂₇
D ₂₈	135	136	D ₂₉
V _{CC3}	137	138	V _{CC3}
D ₃₀	139	140	D ₃₁
DQ ₂	141	142	DQ ₃
GND	143	144	GND



Pin Definitions

Signal	Description
V _{CC3}	3V Supply
GND	Ground
A[17:0]	Addresses from processor
ADSP	Address strobe from the processor
OE[1:0]	Output Enables for each of the banks
BW[0:3]	Byte writes
WE	Global Write
CS[1:0]	Chip Select for the two banks.
PD ₀ -PD ₁	Presence Detect output pins
D[31:0]	Data lines from processor
DQ[3:0]	Data Parity lines from processor
CLK[0:3]	Clock lines to the module.
NC	Signal not connected on module
RSVD	Reserved

Presence Detect Pins

	PD ₁	PD ₀
CYM9270 - 64K x 36	GND	NC
CYM9271 - 128K x 36	NC	GND
CYM9272 - 256K x 36	GND	GND
CYM9273 - 512K x 36	NC	NC



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -55°C to +125°C

Ambient Temperature
with Power Applied -0°C to +70°C

3.3V Supply Voltage to Ground Potential..... -0.5V to +4.5V

DC Voltage Applied to Outputs
in High Z State -0.5V to +4.6V

DC Input Voltage -0.5V to +4.6V

Output Current into Outputs (LOW)..... 20 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	3.3V ± 5%

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condition	Min.	Max.	Unit
V _{IH}	Input HIGH Voltage		2.2	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.8	V
V _{OH}	Output HIGH Voltage	V _{CC} =Min. I _{OH} = -4 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} =Min. I _{OL} = 8 mA		0.4	V
I _{CC} (9270)	V _{CC} Operating Supply Current	V _{CC} =Max., I _{OUT} =0 mA, f=f _{MAX} =1/t _{RC}		TBD	mA
I _{CC} (9271)	V _{CC} Operating Supply Current	V _{CC} =Max., I _{OUT} =0 mA, f=f _{MAX} =1/t _{RC}		TBD(64K) 500(128K)	mA
I _{CC} (9272)	V _{CC} Operating Supply Current	V _{CC} =Max., I _{OUT} =0 mA, f=f _{MAX} =1/t _{RC}		1000(128K) 600(256K)	mA
I _{CC} (9273)	V _{CC} Operating Supply Current	V _{CC} =Max., I _{OUT} =0 mA, f=f _{MAX} =1/t _{RC}		1200(256K)	mA


Capacitance^[1]

Parameter	Description	Test Conditions	Max.	Max.	Unit
C _A	Address Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	9270	12	pF
			9271	24(64K x 18) 7(128K x 18)	
			9272	14(128K x 18) 10(256K x 18)	
			9273	20(256K x 18)	pF
C _I	Control Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	9270	12	pF
			9271	24(64K x 18) 8(128K x 18)	
			9272	16(128K x 18) 10(256K x 18)	
			9273	20(256K x 18)	pF
C _O	Input / Output Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	9270	9	pF
			9271	18(64K x 18) 5(128K x 18)	
			9272	10(128K x 18) 8(256K x 18)	
			9273	16(256K x 18)	pF
C _{CLK}	Clock Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	9270	6	pF
			9271	6(64K x 18) 3(128K x 18)	
			9272	3(128K x 18) 5(256K x 18)	
			9273	5(256K x 18)	pF

Note:

1. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms^[3]



Switching Characteristics Over the Operating Range


Parameter	Description	CYM9270		CYM9271		CYM9272		CYM9273		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t_{CYC}	Clock Cycle Time	12		12		12		12		ns
t_{CH}	Clock HIGH	4		4		4		4		ns
t_{CL}	Clock LOW	4		4		4		4		ns
t_{AS}	Address Set-Up Before CLK Rise	3		3		3		3		ns
t_{AH}	Address Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t_{CDV}	Data Output Valid After CLK Rise		10.3		10.3		10.3		10.3	ns
t_{DOH}	Data Output Hold After CLK Rise	3		3		3		3		ns
t_{WES}	$\overline{WH}$, $\overline{WL}$ Set-Up Before CLK Rise	3.1		3.1		3.1		3.1		ns
t_{WEH}	$\overline{WH}$, $\overline{WL}$ Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
t_{DS}	Data Input Set-Up Before CLK Rise	3.3		3.3		3.3		3.3		ns
t_{DH}	Data Input Hold After CLK Rise	0.5				0.5		0.5		ns
t_{CSS}	Chip Select Set-Up	3.1		3.1		3.1		3.1		ns
t_{CSH}	Chip Select Hold After CLK Rise	0.5		0.5		0.5		0.5		ns
$t_{EOZ}^{[4]}$	$\overline{OE}$ HIGH to Output High Z		7		7		7		7	ns
t_{EOV}	$\overline{OE}$ LOW to Output Valid	7		7		7		7		ns

Notes:


- Resistor values for $V_{CCQ}=3.3V$ are $R1=317\Omega$ and $R2=351\Omega$.
- Unless otherwise noted, test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and load capacitance. Shown in (a) and (b) of AC test loads. All measurements are at room temperature.
- t_{EOZ} is specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 500 \text{ mV}$ from steady-state voltage.

Switching Waveforms

Single Read^[5]



Single Write Timing




Notes:

5. OE is LOW throughout this operation.
6. If ADSP is asserted while CS is HIGH, ADSP will be ignored.
7. ADSP has no effect on ADV, WL, and WH if CS is HIGH.




Switching Waveforms (continued)


Output (Controlled by $\overline{OE}$)



Output Timing (Controlled by $\overline{CS}$)



Output Timing (Controlled by $\overline{WH}$ / $\overline{WL}$)




Ordering Information

Speed(MHz)	Ordering Code	Package Name	Package Type	Description	Operating Range
50	CYM9270PM-50C	PM45	144-Pin Dual-Readout SIMM	Sync 64K x 36	Commercial
	CYM9271APM-50C	PM46	144-Pin Dual-Readout SIMM	Sync 128K x 36	
	CYM9271BPM-50C	PM45	144-Pin Dual-Readout SIMM	Sync 128K x 36	
	CYM9272APM-50C	PM46	144-Pin Dual-Readout SIMM	Sync 256K x 36	
	CYM9272BPM-50C	PM45	144-Pin Dual-Readout SIMM	Sync 256K x 36	
	CYM9273PM-50C	PM46	144-Pin Dual-Readout SIMM	Sync 512K x 36	

Package Diagrams

144-Pin Single-Sided DIMM PM45



144-Pin Dual-Sided DIMM PM46

