

32-bit L Series MCUs



# **Target Applications**

- · Low-power applications
- Battery-operated applications
- USB peripherals
- · Consumer applications


Ultra-low-power, entry-level MCUs


**Kinetis KL1x Family** 

### Overview

The Kinetis KL1x MCU family is pin, software and tool compatible with all other Kinetis L families, and provides additional memory, communications and analog peripheral options beyond those offered on the KL0x family. The Kinetis KL1x MCU family is also compatible with the Kinetis K10 family of MCUs built on the ARM® Cortex $^{\text{TM}}$ -M4 core, providing a migration path to higher performance and feature integration. Devices start from 32 KB of flash in a small-footprint 5 x 5 mm 32 QFN package, extending up to 256 KB in a 80 LQFP package. Each family member combines ultra-low-power performance with a rich suite of analog, communication, timing and control peripherals.

# Kinetis KL1x MCU Family Block Diagram







#### **Features**

#### **Ultra Low Power**

- Next-generation 32-bit ARM Cortex-M0+ core. Two times more CoreMark/mA than the closest 8/16-bit architecture. Single-cycle fast I/O access port facilitates bit banging and software protocol emulation, maintaining an 8-bit "look and feel."
- Multiple flexible low-power modes, including new compute mode that reduces dynamic power by placing peripherals in an asynchronous stop mode
- LPUART, SPI, I<sup>2</sup>C, ADC, DAC, LP timer and DMA support low-power mode operation without waking up the core

#### Flash and SRAM

- Up to 256 KB flash with 64 byte flash cache, up to 32 KB RAM
- Security circuitry to prevent unauthorized access to RAM and flash contents

#### Performance

- ARM Cortex-M0+ core, 48 MHz core frequency over full voltage and temperature range (-40 °C +105 °C)
- Bit manipulation engine for improved bit handling of peripheral modules
- Thumb instruction set combines high code density with 32-bit performance
- Up to 4-ch. DMA for peripheral and memory servicing with reduced CPU loading and faster system throughput
- Independent-clocked COP guards against clock skew or code runaway for fail-safe applications

#### Mixed Signal

- Up to 16-bit ADC with configurable resolution, sample time and conversion speed/power.
  Integrated temperature sensor. Single or differential input mode operation for improved noise rejection.
- High-speed comparator with internal 6-bit DAC
- 12-bit DAC with DMA support

#### **Timing and Control**

- One 6-ch. and two 2-ch., 16-bit low-power timer PWM modules with DMA support
- 2-ch., 32-bit periodic interrupt timer provides time base for RTOS task schedule or trigger source for ADC conversion
- Low-power timer allows operation in all power modes except for VLLS0
- · Real-time clock

#### нмі

- Capacitive touch sense interface supports up to 16 external electrodes and DMA data transfer
- GPIO with pin interrupt support, DMA request capability and other pin control options


#### Connectivity and Communications

- I<sup>2</sup>C with DMA support, up to 400 Kb/s and compatible with SMBus V2 features
- One LPUART and two UARTs with DMA support
- Two SPIs with DMA support
- I2S module for audio applications

#### Software and Tools

- Freescale Tower System hardware development environment and low-cost demo board
- Integrated development environments
- CodeWarrior for Microcontrollers V10.x (Eclipse) IDE with Processor Expert software modeling tool
- IAR Embedded Workbench, Keil MDK, Atollic
- Runtime software and RTOS
- MQX<sup>™</sup> Lite, FreeRTOS, CodeSourcery G++ (GNU)
- Full ARM ecosystem support

## Kinetis KL1x MCU Family: Electronic Shelf Label



Low Power

- Multiple selectable active and sleep modes
- Deep sleep wake-up controller
- Low leakage and run power

# Kinetis KL1x Family Options

	Part Number	CPU (MHz)	Men	nory		Features											√ Package						
Sub-Family																	FM	AD	FT	LH	LK	MP	
			Flash (KB)	SRAM (KB)	DIMA	UART	SPI	D <sub>E</sub>	ISI	S <sub>2</sub> I	RTC	12-bit DAC	16-bit ADC w/ DP Ch.	12-bit ADC	Total I/Os	Other	32 QFN (5 x 5, 0.5 mm)	35 WLCSP	48 QFN (7 x 7, 0.5 mm)	64 LQFP (10 x 10, 0.5 mm)	80 LQFP (12 x 12, 0.5 mm)	64 MAPBGA (5 x 5, 0.5 mm)	
KL14	MKL14Z32xxx4	48 MHz	32	4	J	3	2	2			1			J	28~70		1		1	<b>√</b>	1		
	MKL14Z64xxx4	48 MHz	64	8	√	3	2	2			√			<b>√</b>	28~70		√		1	√	<b>√</b>		
KL15	MKL15Z32xxx4	48 MHz	32	4	1	3	2	2	1		1	√	√		28~70		√		1	1	1		
	MKL15Z64xxx4	48 MHz	64	8	1	3	2	2	1		V	1	√		28~70		√		1	1	1		
	MKL15Z128xxx4	48 MHz	128	16	1	3	2	2	1		V	1	√		28~70		√	1	1	1	1		
KL16	MKL16Z32xxx4	48 MHz	32	4	V	3	2	2	√	1	V	√	√		28~54		√		1	√			
	MKL16Z64xxx4	48 MHz	64	8	V	3	2	2	√	1	V	√	√		28~54		√		1	√			
	MKL16Z128xxx4	48 MHz	128	16	1	3	2	2	J	√	√	√	√		28~54		V		1	<b>V</b>			
	MKL16Z256xxx4	48 MHz	256	32	1	3	2	2	√	√	√	√	√		54					√		<b>√</b>	



# For current information about Kinetis products and documentation, please visit freescale.com/Kinetis/Lseries

Freescale, the Freescale logo, CodeWarrior, the Energy Efficient Solutions logo, Kinetis and Processor Expert are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Tower and Xtrinsic are trademarks of Freescale Semiconductor, Inc. ARM is the registered trademark of ARM Limited. ARM Cortex-M4 and ARM Cortex-M9+ are trademarks of ARM Limited. All other product or service names are the property of their respective owners. © 2012, 2013 Freescale Semiconductor, Inc.

Doc Number: LSERIESKL1xFS Rev 3