

Low-Noise, High-PSRR, 250mA Linear Regulator

DESCRIPTION

The MP20056 is a low-dropout linear regulator that supplies up to 250mA current with a 100mV dropout voltage and can operate from 2.5V to 5.5V input. The output voltage is preset at 1.8V, 2.5V or 3.3V for the two different packages. An external resistor divider can adjust the output voltage from 0.8V to 5V.

An internal PMOS pass element allows for a low 150µA ground current, making the MP20056 suitable for battery-powered devices. Other features include low-power shutdown, short-circuit protection, and thermal protection. The MP20056 is available in a 2mm×2mm 8-pin QFN and a 5-pin TSOT23-5 packages.

FEATURES

- Up to 250mA Output Current
- Low 100mV Dropout at 250mA
- Low 150µA Ground Current
- Low Noise: 13μV_{RMS} typical (10Hz to 100kHz)
- 63dB PSRR @1kHz
- Stable with Ceramic Capacitor
- Excellent Load/Line Transient Response
- Current Limiting and Thermal Protection
- Fixed output voltage 1.8V and 3.3V.
- Adjustable Output Voltage from 0.8V to 5V Using an External Resistor Divider


APPLICATIONS

- Notebook Computers
- Cordless Phones
- Cellular Phones
- Wireless Communication Equipment
- Hand-Held Instruments

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number	Package	Top Marking
MP20056GG-18*	QFN-8(2mmx2mm)	See Below
MP20056GJ-33**	TSOT23-5	See Below
MP20056GG-33	QFN-8(2mmx2mm)	See Below
MP20056GJ-25	TSOT23-5	See Below

*For Tape & Reel, add suffix -Z (e.g. MP20056GG-18-Z);

**For Tape & Reel, add suffix -Z(e.g MP20056GJ-33-Z);

TOP MARKING (MP20056GG-18)

BKY

LLL

BK: product code of MP20056GG-18;

Y: year code; LLL: lot number;

TOP MARKING (MP20056GJ-33)

| AFTY

AFT: product code of MP20056GJ-33;

Y: year code;

TOP MARKING (MP20056GG-33)

BVY

LLL

BV: product code of MP20056GG-33;

Y: year code; LLL: lot number;




TOP MARKING (MP20056GJ-25)

| ALAY

ALA: product code of MP20056GJ-25; Y: year code;

PACKAGE REFERENCE



ABSOL	HTE	МАХ	IRAI IRA	DAT	INICS	(1)
ADOUL	$\mathbf{U} \mathbf{I} \mathbf{E}$	IVIAA		KAI	INGS	٠,

VIN, EN, FB to GND	0.3V to +6V
OUT to GND	
Continuous Power Dissip	ation(T _A =25°C) ⁽²⁾
QFN8 (2x2mm)	1.6W
TSOT23-5	0.57W
Junction Temperature	150°C
Storage Temperature Ra	nge65°C to 150°C
Lead Temperature (Solder	ing, 10sec)260°C

ESD SUSCEPTIBILITY(3)

HBM (Human Body	Mode)	2kV
MM (Machine Mode)2	200V

Recommended Operating Conditions (4)

Thermal Resistance (3)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN-8 (2mmx2mm)	80	16	.°C/W
TSOT23-5	220	110 .	.°C/W

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_{\rm J}$ (MAX), the junction-to-ambient thermal resistance $\theta_{\rm JA}$, and the ambient temperature $T_{\rm A}$. The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_{\rm D}$ (MAX) = ($T_{\rm J}$ (MAX)- $T_{\rm A}$)/ $\theta_{\rm JA}$. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- Devices are ESD sensitive. Handling precaution recommended.
- The device is not guaranteed to function outside of its operating conditions.
- 5) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 $V_{\text{IN}}=V_{\text{OUT}}+0.5\text{V}$ or $V_{\text{IN}}=2.5\text{V}$, EN= V_{IN} , $V_{\text{OUT}}=1.8\text{V}$ or 3.3V. Typical values are at $T_{j}=25^{\circ}\text{C}$, unless otherwise specified.

Parameter	Condition		Min	Тур	Max	Units
Input Voltage			2.5		5.5	V
Input Under-Voltage Lockout	V _{IN} rising, V _{OUT} =1.8V		1.95		2.3	V
Hysteresis of UVLO				160		mV
FB Voltage	V _{OUT} =0.8V, I _{OUT} =1mA, T	j=25°C	0.784	8.0	0.816	V
Output Voltage Accuracy	I _{OUT} =1mA, T _J =25°C		-2		2	%
Maximum Output Current	Continuous		250			mA
Short-Circuit Current Limit	V _{OUT} =0, V _{IN} ≥2.5V		350	550	850	mΑ
In-Regulation Current Limit	V_{OUT} within 4% of not V_{IN} =5.5V	rmal output voltage	300	550	800	mA
Ground Current	I _{OUT} =0.1mA			150	250	μA
Ground Current	I _{OUT} =250mA			220	330	μΛ
Dropout Voltage ⁽⁶⁾	I _{OUT} =250mA, V _{OUT} =3.3V	′, T _J =25°C		100	150	mV
Line Regulation ⁽⁷⁾	V_{IN} from V_{OUT} +0.5V I_{OUT} =100mA,	V_{IN} from V_{OUT} +0.5V or 2.5V to 5.5V, I_{OUT} =100mA.			0.15	%/V
Load Regulation ⁽⁸⁾	I _{OUT} from 100mA to 250mA	V _{OUT} =1.8V, 3.3V	-0.3		0.3	%
Load Regulation		V _{OUT} =2.5V	-0.4		0.4	
(0)	I _{OUT} =100mA, f ranges from 10Hz to 100kHz	V _{OUT} =1.8V		20		μV_{RMS}
Output-Voltage Noise ⁽⁹⁾		V _{OUT} =3.3V		35		
		V _{OUT} =5V		55		
	$V_{OUT} = 1.8V, 2.5V, 3.3V$ $I_{OUT} = 250mA$	f=100Hz		65		dB
PSRR ⁽⁹⁾		I-IKHZ		63 63		
		f=10kHz f=1MHz		33		
Shutdown Supply Current	V _{IN} =+5.5V, T _J =25°C	1- HVII 12		0.1	0.3	μΑ
EN Pin Current , Enabled	V _{IN} =V _{EN} =+5.5V			0.1	0.3	μA
ENT III Garrent, Enabled	$C_{OUT}=4.7\mu F$, $V_{OUT}=1.8V$		100	0.1	300	μιτ
Startup Time	V _{OUT} =10% to		100		300	μs
	$90\%V_{OUT(NOM)} \qquad V_{OUT}=3.3V, 2.5V$		100		450	·
EN PIN Threshold	EN Logic High		1.5			V
	EN Logic Low			4.50	0.4	
Thermal Shutdown ⁽⁹⁾				150		°C
Thermal Shutdown Hysteresis ⁽⁹⁾				20		°C

Notes

6) Dropout Voltage is defined as the input to output differential when the output voltage drops 100mV below its nominal value.

7) Line Regulation=
$$\frac{\left| V_{OUT[V_{IN(MAX)}]} - V_{OUT[V_{IN(MIN)}]} \right|}{\left[V_{IN(MAX)} - V_{IN(MIN)} \right] \times V_{OUT(NOM)}} \times (\% / V)$$

8) Load Regulation=
$$\frac{\left|V_{OUT[I_{OUT(MAX)}]} - V_{OUT[I_{OUT(MIN)}]}\right|}{V_{OUT(NOM)}} \times (\%)$$

9) Design guarantee, no test in production




PIN FUNCTIONS


Pin # QFN-8 (2mmx2mm)	Pin # TSOT23-5	Name	Pin Function
1, Exposed Pad	2	GND	Ground. Connect exposed pad to GND plane for optimal thermal performance.
2	3	EN	Regulator Enable Control Input. Drive EN above 1.5V to turn on the MP20056. Drive EN below 0.4V to turn it off. Do not float the EN pin.
3, 4	1	VIN	Regulator Input. Supply voltage ranges from 2.5V to 5.5V. Bypass with a 2.2µF capacitor. These pins must be externally connected for proper operation even if they are internally connected.
5, 6	5	VOUT	Regulator Output. Bypass with a standard 4.7µF ceramic capacitor to GND. Connect all the pins together externally.
7		NC	No Connection. Leave this NC pin open.
8	4	FB	Feedback Input. Connect FB to the center point of the external resistor divider. The feedback threshold voltage is 0.8V.





TYPICAL PERFORMANCE CHARACTERISTICS


 V_{IN} =2.5V/3.7V, V_{OUT} =1.8V/3.3V, T_A =25°C unless otherwise noted.




























TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V_{IN}=2.5V, V_{OUT}=1.8V, T_A=25°C unless otherwise noted.









© 2015 MPS. All Rights Reserved.




TYPICAL PERFORMANCE CHARACTERISTICS (continued)

V_{IN}=3.7V, V_{OUT}=3.3V, T_A=25°C unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS (continued)

T_A=25°C, unless otherwise noted.







FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram



OPERATION

The MP20056 is a low-dropout linear regulator that can supply up to 250mA current, which makes it suitable for very low voltage, low quiescent, low noise, and high PSRR applications, such as wireless LAN transceivers, notebook computers, smartphones, and other low-power electronics.

The MP20056 uses an internal PMOS as the pass element and includes both thermal shutdown and an internal current-limiting circuit.

Dropout Voltage

Dropout voltage is the minimum input to output differential voltage required for the regulator to maintain an output voltage within 100mV of its nominal value. Because the PMOS pass element behaves as a low-value resistor.

Shutdown

The MP20056 can be switched ON or OFF by a logic input at the EN pin: Logic high turns the regulator on and logic low turns it off. Tie the EN pin to VIN if the application does not require the shutdown feature. Do not float the EN pin.

Current Limit

The MP20056 includes a current limit structure that monitors and controls the PMOS gate voltage to limit the guaranteed maximum output current to 0.4A.

Thermal Protection

Thermal protection turns off the PMOS when the junction temperature exceeds 150°C, allowing the IC to cool. When the IC's junction temperature drops by 20°C, the PMOS will turn on again. Thermal protection limits total power dissipation in the MP20056. For reliable operation, limit the junction temperature to a maximum of 125°C.

Load-Transient Considerations

The output response of the load-transient consists of a transient response and DC shift—the MP20056's excellent load regulation effectively limits the DC shift. The output voltage transient depends on the output capacitor's value and ESR. Increasing the capacitance and decreasing the ESR will improve the transient response.



APPLICATION INFORMATION

Setting the Output Voltage

The output voltage of the MPQ20055 is preset to 1.8V, 2.5V or 3.3V by internal resistor divider. The output voltage also can be adjusted by using an external resistor divider (R1 and R2 in Figure 2).




Figure 2: Setting the Output Voltage

However, the sum of R1 and R2 should not exceed $10k\Omega$ to minimize their impact on the internal resistor divider. For an accurate output-voltage setting, use $1k\Omega$ (±1%) for R2, and determine R1 with:

$$R1 = R2 \times \left(\frac{V_{OUT} - V_{FB}}{V_{FB}} \right)$$

For example, for a 1.1V output voltage, R2 is $1k\Omega$, and R1 is 374Ω . You can select a standard 374Ω (±1%) resistor for R1.

Power Dissipation

The power dissipation for any package depends on the thermal resistance of the case and circuit board, the temperature differential between the junction and ambient air, and the rate of air flow. The power dissipation across the device can be represented by the equation:

$$P = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The allowable power dissipation can be calculated using the following equation:

$$P_{(MAX)} = (T_{Junction} - T_{Ambient}) / \theta_{JA}$$

Where $(T_{Junction} - T_{Ambient})$ is the temperature differential between the junction and the surrounding environment, θ_{JA} is the thermal resistance from the junction to the ambient environment. Connecting the exposed GND pad to a large ground pad or plane helps to channel away heat.

Output Capacitor Selection

The MP20056 is specifically designed to work with a standard ceramic output capacitor to save space and improve performance. Use a 4.7µF ceramic capacitor for most applications. Larger output capacitors will improve load transient response and reduce noise at the cost of increased size.



TYPICAL APPLICATION CIRCUITS




Figure 3: 1.8V Fixed Output Application (QFN-8L)




Figure 4: 3.3V Fixed Output Application (TSOT23-5L)






Figure 5: 2.5V Fixed Output Application (TSOT23-5L)



PACKAGE INFORMATION


QFN-8 (2mm×2mm)






TOP VIEW


BOTTOM VIEW



SIDE VIEW



DETAIL A



RECOMMENDED LAND PATTERN


NOTE:


- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VCCD-3.
- 5) DRAWING IS NOT TO SCALE.



PACKAGE INFORMATION


TSOT23-5






TOP VIEW


RECOMMENDED LAND PATTERN





FRONT VIEW

SIDE VIEW



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 5) DRAWING CONFORMS TO JEDEC MO-193, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.