

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9331F

Audio Digital Signal Processor

The TC9331F digital integrated circuit facilitates real time processing of digital signals in audio equipment for digital filters such as equalizers, dynamic range controllers for compressors and expanders, as well as acoustic field simulators that produce concert hall effects. The TC9331F is a high speed, high definition audio digital processor.

Features

- The TC9331F features a 32 bit main bus.
- The TC9331F is capable of both reading from and writing to external sources of RAM data and allows for the simultaneous accumulation, operation, and integration of the data that needs to be processed.

Multiplier/adder: 32 bit \times 16 bit + 51 bit \rightarrow 51 bit

Shifter: +4, +1 bit shift

Accumulator: 51 bit (code extension 4 bit)

Work register: 2 registers (32 and 47 bit)

Program RAM: 320 words \times 32 bit

Data RAM: 128 words \times 32 bit (Mode 1)
(128 words \times 16 bit) \times 2 (Mode 2)

Coefficient RAM: 320 words \times 16 bit

Offset address RAM: 64 words \times 16 bit

- The interface parameters for external RAM sources are as follows

Data word length: Both 16 bit and 32 bit

External RAM: 1 M DRAM, 256 K DRAM, 256 K pseudo-static RAM (PSRAM)

- The following five ports have been made available for use as serial data ports.


Serial data input ports: 2 ports (SDI0, SDI1)

Serial data output ports: 3 ports (SDO0, SDO1, SDO2)

Data word length: Both 16 and 32 bit


Data format: 2's complement, MSB first

- The program's settings, coefficient data, and offset data can be made converted through the microprocessor interface.
- The CMOS construction of the TC9331F makes high-speed processing possible.
- The TC9331F features a flat, 80 pin package design.




Weight: 1.57 g (typ.)

Pin Connection




Block Diagram



Description of Pin Functions

Pin No.	Symbol	I/O	Description of Pin Function		Remark
1	PEN	I	Parity-check-function-enabling terminal. (H = enable, L = disable) Sets up the execution of the interface data parity check (odd parity).		Pull-up resistor
2	SYNC	I	Synchronous signal input terminal. The synchronous signal forcibly resets the program counter to "zero", and the polarity is set by the microcomputer controller.		Schmidt input Pull-up resistor
3	ELRI0	I	LR clock input terminal. Input terminal for the SDI0/1 data processing LR clock.	For SDI0 data input	—
4	ELRI1			For SDI1 data input	—
5	ELRO0	I	LR clock input terminal. Input terminal for the SDO0/1/2 data processing LR clock.	For SDO0 data output	—
6	ELRO1			For SDO1 data output	—
7	ELRO2			For SDO2 data output	—
8	EBCI0	I	Bit clock input terminal. Input terminal for the SDI0/1 data processing shift clock.	For SDI0 data input	—
9	EBCI1			For SDI1 data input	—
10	EBCO0	I	Bit clock input terminal. Input terminal for the SDO0/1/2 data processing shift clock.	For SDO0 data output	—
11	EBCO1			For SDO1 data output	—
12	EBCO2			For SDO2 data output	—
14	LR	O	LR clock output terminal. (1 fs)		—
15	WCK	O	Word clock output terminal. (2 fs)		—
16	BCK0	O	Bit clock output terminal. (32 fs)		—
17	BCK1	O	Bit clock output terminal. (64 fs)		—
18	SDI0	I	Serial data input terminals. The microcomputer controller allows 32 bit or 16 bit input data lengths to be selected.		—
19	SDI1				—
20	SDO0	O	Serial data output terminals. The microcomputer controller allows 32 bit or 16 bit output data lengths to be selected.		—
21	SDO1				—
22	SDO2	O	Serial data output terminal. Outputs 16 bit data.		—
24~31	A15~A8	O	External RAM address output terminals. Generally used when in the pseudo-static RAM mode. In the dynamic RAM mode, this terminal is set at "L". Note, however, that A8 is used for output addressing purposes in the 1 M Dram (4 bit \times 256 K) mode.		—
33~40	A7~A0	O	External RAM address output terminals. In the dynamic RAM mode, both the low and column addresses are output from these terminals.		—

Pin No.	Symbol	I/O	Description of Pin Function	Remark							
42~49	IO0~IO7	I/O	Data input/output to and from the external RAM source.	Pull-up resistor							
			<table border="1"> <tr> <td>Data Length</td><td>I/O0~I/O7</td><td>I/O8~I/O15</td></tr> <tr> <td>16 bit</td><td>Low priority 8 bit (D₇~D₀)</td><td>High priority 8 bit (D₁₅~D₈)</td></tr> <tr> <td>32 bit</td><td>Low priority 16 bit (D₂₃~D₁₆)/(D₇~D₀)</td><td>High priority 16 bit (D₃₁~D₂₄)/(D₁₅~D₈)</td></tr> </table>		Data Length	I/O0~I/O7	I/O8~I/O15	16 bit	Low priority 8 bit (D ₇ ~D ₀)	High priority 8 bit (D ₁₅ ~D ₈)	32 bit
Data Length	I/O0~I/O7	I/O8~I/O15									
16 bit	Low priority 8 bit (D ₇ ~D ₀)	High priority 8 bit (D ₁₅ ~D ₈)									
32 bit	Low priority 16 bit (D ₂₃ ~D ₁₆)/(D ₇ ~D ₀)	High priority 16 bit (D ₃₁ ~D ₂₄)/(D ₁₅ ~D ₈)									
52~59	IO8~IO15			Pull-up resistor							
RC0~RC3			[Pseudo-static RAM mode]	[Dynamic RAM mode]							
61	RC0	O	CE : Chip enable signal output terminal.	RAS : Low address strobe output terminal.							
62	RC1	O	Not in use.	CAS : Column address strobe output terminal.							
63	RC2	O	OE / RFSH : Output enable/refresh signal output terminal.	OE : Output enabling signal output terminal.							
64	RC3	O	R/ W : Read/write signal output terminal.	WTITE : Read/write signal output terminal.							
65	RST	I	Reset signal input terminal.	Pull-up resistor							
66	HALT	I	Halt signal input terminal. When "L" is active, the program counter is stopped and instructions are rendered as NOP. Generally used in the emulation mode.	Schmidt input Pull-up resistor							
67	OVF	O	Overflow output terminal. Activates "L" when an overflow occurs during operations.	Open drain output.							
68	CS	I	Chip selection signal terminal. When the "CS" is in an "L" 's active, data can be transferred from the CPU.	Schmidt input.							
69	IFCD	I	Microcomputer command or data input mode selection terminal. When "H" is active, the terminal acts as a command selection terminal; when "L" is active, it acts as a data input selection terminal.	Schmidt input.							
70	IFCK	I	Shift clock input terminal for microcomputer data processing.	Schmidt input.							
71	IFDT	I	Microcomputer data processing input terminal. Receives commands and data to which one parity bit has been added at the LSB first.	Schmidt input.							
72	ACK	O	Acknowledge output terminal for the microcomputer. Outputs an acknowledge signal when the command and data parity are acceptable.	Open drain output. Pull-up resistor							
73	DCHK	O	Microcomputer return output terminal. At the same time that the IFCK is initiated, the terminal outputs the received data. In the emulation mode, the terminal also sends out an "L", the break acknowledge signal.	Open drain output. Pull-up resistor							
74~76	TES0~TES2	I	Test terminal. Usually used in an "H", or open, position.	Pull-up resistor							
78	XI	I	Crystal oscillator connection terminal.								
79	XO	O									
23 50 77	V _{DD}	—	Power supply terminal.	—							
13 32 41 51 60 80	V _{SS}	—	Ground terminal.	—							

Operating Instructions

1. Timing sequence generating circuit.

(1) Crystal-controlled oscillator circuit

An internal operations clock can be created by connecting a crystal-controlled oscillator (30.72 MHz), condenser, and resistor in the manner shown in Figure 1 below.

An alternative method would be to connect a external clock to the XI terminal as shown in Figure 2 below.




Figure 1 (a) Self excited crystal oscillator

For external clock purposes, a crystal with a good starting potential and low CI value is recommended.




Figure 1 (b) External clock Input

(2) The generating circuit for the audio data input/output clock (channel clock and bit clock)

Both internal generating and external input modes are available for 16/32 bit serial data input/output channel (LR, ELRI0-1, and ELRO0-2) and bit (BCK0, EBCI0-1, EBCO0-2) clocks.

As shown in Figure 1 (b), the channel clock is selected by LROS0-2 and LRIS0-1, and the bit clock by BCOS0-1, BCIS0-1, and BCKS of control register 2, respectively.

Both 16 bit and 32 bit outputs are available in internal clock generation mode (SDO2 is bypassed).

The mode setup is accomplished through the microcomputer interface (control register 2).

(For further details please refer to the Explanation of the Microcomputer Interface Control Register Functions.)

The data input (SDI1 and SDI0) channel clock and bit clock are selected by LRIS1 and LRIS0, and BCIS1 and BCIS0 of control register 2, respectively.

Tables 1 (a) and 1 (b) below provide details regarding the data input (SDI1 and SDI0) modes.

Table 1 (a) The (SDI1) data input channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDI1)	
LRIS1	BCIS1	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/(TG32/TG64)	16 bit
0	1	Internally generated TGLR/(TG32/TG64)	32 bit
1	X	External input ELRI1/EBCI1	—

Table 1 (b) The (SDI0) data input channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDI1)	
LRIS0	BCIS0	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/(TG32/TG64)	16 bit
0	1	Internally generated TGLR/(TG32/TG64)	32 bit
1	X	External input ELRI0/EBCI0	—

The data output (SDO1 and SDO0) channel clock and bit clock are selected by LROS1 and LROS0, and BCOS1 and BCOS0 of control register 2, respectively.

Tables 2 (a) and 2 (b) below provide details regarding the data output (SDO1 and SDO0) modes.

Table 2 (a) The (SDO1) data output channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDO1)	
LROS1	BCOS1	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/TG32	16 bit
0	1	Internally generated TGLR/TG64	32 bit
1	X	External input ELRO1/EBCO1	—

Table 2 (b) The (SDO0) data output channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDO0)	
LROS0	BCOS0	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/TG32	16 bit
0	1	Internally generated TGLR/TG64	32 bit
1	X	External input ELRO0/EBCO0	—

The LR and BCK terminals as well as the SDO2 channel clock and bit clock are selected from BCKS, TOS, and LROS2 of control register 2.

The data output (SDO2), LR, and BCK terminal output modes are shown in Table 3 below.

Table 3 LR and BCK terminal output, and (SDO2) data channel clock and bit clock modes

Control Register 2 (CNT-R2)			LR Terminal Output/BCKO Terminal Output	Data Output (SDO2)
BCKS	TOS	LROS2	Channel Clock/Bit Clock	
0	0	0	Internally generated TGLR/TG32	Internally generated TGLR/TG32
0	0	1	Internally generated TGLR/TG32	External input ELRO2/EBCO2
0	1	0	External input ELRO2/EBCO2	Internally generated TGLR/TG32
0	1	1	External input ELRO2/EBCO2	External input ELRO2/EBCO2
1	0	0	Internally generated TGLR/1/2 frequency of EBCO2	Internally generated TGLR/1/2 frequency of EBCO2
1	0	1	Internally generated TGLR/1/2 frequency of EBCO2	External input ELRO2/1/2 frequency of EBCO2
1	1	0	External input ELRO2/1/2 frequency of EBCO2	Internally generated TGLR/1/2 frequency of EBCO2
1	1	1	External input ELRO2/1/2 frequency of EBCO2	External input ELRO2/1/2 frequency of EBCO2




Figure 2 The data input/output clock selection circuit

2. The data input and data output circuits

(1) Data input circuit

(1-1) Data input circuit

The input data is conveyed as a 2's complement expression and corresponds to the padding following the MSB first. The SIR1 and SIR0 input register can be selected for 16 or 32 bit data count applications. The timing signals of the SDI1 and SDIO input data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK). Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the input data is received internally.

(1-2) Data input format

- Refer to Figures 3 and 4 (a) when the input data is 16 bit/ch.
 When the BCK is at least 32 fs but not more than 64 fs, the data is received later from the padding.
- When the input data is at least 17 bit but not more than 32 bit, refer to Figures 4 (b) and 4 (c). The input register should be set up for 32 bit processing. As shown in Figures 4 (b) and 4 (c), data is put into the padding and the priority bit modified before inputting. In order to input data before it is put into the padding, the input register must be set for 32 bit and, as shown in Figure 5, the remaining data must be reset to "zero".




Figure 3 Serial data input timing (16 bit)




Figure 4 (a) Serial data input timing (32 bit)




Figure 4 (b) Serial data input timing (32 bit)




Figure 4 (c) Serial data input timing (32 bit)




Figure 5 Serial data input timing (32 bit)

(2) Data output circuit**(2-1) Data output circuit**

The output data is conveyed as a 2's complement expression and is the pre-padded data of the MSB first. The SOR2 is a 16 bit fixed register while the SOR1 and SOR0 can be selected as either 16 bit or 32 bit registers. The timing signals of the SDO2, SDO1 and SDO0 output data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK). Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the data is output to the PISO register.

(2-2) Data output format

The output data from the MSB database is either 16 or 32 bit. When the BCK is equal to 32 fs, the output data is in the format shown in Figure 6. When the BCK is 64 fs, as shown in Figure 7 (a), data past the 16th bit of SDO2 is first modified then output by the LSB. Note that the data past the 16th bit may also be modified and output by the secondary channel data LSB, depending on the program's processing content. When the BCK input (EBCO2) of the SDO2 is set to 64s, a clock may be set to one half the value in the BCK. In this instance, the output format will be as shown in Figure 6. The output formats for SDO1 and SDO0 are as shown in Figure 7 (b). The output for the LR and BCK0 terminals can be selected for either internally generated signals or externally inputted signals.

Consequently, the LR and BCK0 output can be used as A/D and D/A converter timing signals. When the DIR (digital audio I/F receiver) is in use, the LR and BCK0 are set up to receive external input signals (ELRO2 and EBCO2) and to provide the D/A converter timing signals. When the BCK of the DIR is 64 fs, and an applicable BCK of 32 fs is desired, the mode setting and BCK input are externally output from the BCK0 at 1/2 the clock rate. This BCK0 output can be used as a D/A converter timing signal by inputting the BCK0 output to the EBCO1 and EBCO0.

When an A/D converter is use, the internally generated signals are used as D/A converter timing signals.




Figure 6 Serial data output timing (16 bit)




Figure 7 (a) Serial data output timing (32 bit)




Figure 7 (b) Serial data output timing (32 bit)

3. Microcomputer interface circuit

Through the \overline{CS} , IFCD, IFCK, IFDT, and (\overline{ACK} and DCHK) terminals, the TC9331F transfers synchronized serial data between itself and the host microcomputer.




Figure 8 Microcomputer interface block structure




Figure 9 The relationship between the host microcomputer and the TC9331F

(1) Data transfer format

When idle, the \overline{CS} , IFCD, IFCK, and IFDT signals are set to “H”. The standard unit of data transferred from the host microcomputer is an 8 bit (1 byte) unit to which an odd, 1 bit parity has been added. However, when a parity check is not conducted, a dummy bit is substituted. There are two types of transfer data: single-byte command words and one to four-byte data words. The number of data word bytes depends on the command byte. The data is transferred from the LSB first and the dummy bit at the MSB end of the transferred data is set to “0”. The microcomputer interface terminal signals and their functions are listed below.

\overline{CS} signal (input): Activation signal for TC9331F data reception
 IFCD signal (input): Signal used to differentiate command words from data words.
 IFCK signal (input): Shift clock for the data signal.
 IFDT signal (input): Data signal.
 \overline{ACK} signal (output): The acknowledge signal for the results of the parity check.
 DCHK signal (output): Synchronizes the data signal with the TC9331F system clock and outputs the data at the rise of the IFCK trailing edge.

The host microcomputer is able to check for data transfer errors using the \overline{ACK} and DCHK signals. The 12 different (write) commands that may be used by the host microcomputer to control the TC9331F are listed in Table 4 below.

Table 4 Command words

Command Word (HEX)	Data Word (exclude parity)		Data Is Written to the Following Address
	Length of Bit Used	Transfer Byte Length	
0F	15	2	CNT-R2
0E	8	1	CNT-R1
0D	8	1	CNT-R0
0C	9	2	STAD-R
0B	5	1	TXW-R
0A	32	4	PRAM
09	16	2	CRAM
08	16	2	OFRAM
07	32	4	RM-R
06	3	1	XINT-R
05	5	1	XRMD-R
04	9	2	BRKA-R
03 02 01 00	—	—	Not assigned

(2) the control register and the I/F dedicated register

(2-1) Control register 2 (CNT-R2)

(*: Default value)

Bit	Symbol	Function			
14	LRIS1	Selects the channel clock and bit clock for the audio serial data input from the SDI1 terminal.			0* Internally generated
					1 Externally generated
13	BCIS1	Selects the bit count for the audio serial data input from the SDI1 terminal.			0* 16 bit
					1 32 bit
12	LRIS0	Selects the channel clock and bit clock for the audio serial data input from the SDI0 terminal.			0* Internally generated
					1 Externally generated
11	BCIS0	Selects the bit count for the audio serial data input from the SDI0 terminal.			0* 16 bit
					1 32 bit
10	LROS2	Selects the channel clock and bit clock for the audio serial data output from the SDO2 terminal.			0* Internally generated
					1 Externally input
9	LROS1	Selects the channel clock and bit clock for the audio serial data output from the SDO1 terminal.			0* Internally generated
					1 Externally input
8	BCOS1	Selects the bit clock for the audio serial data output from the SDO1 terminal.			0* 16 bit (TG32)
					1 32 bit (TG64)
7	LROS0	Selects the channel clock and bit clock for the audio serial data output from the SDO0 terminal.			0* Internally generated
					1 Externally input
6	BCOS0	Selects the bit clock for the audio serial data output from the SDO0 terminal.			0* 16 bit (TG32)
					1 32 bit (TG64)
5	BCKS	Selects the mode for the SDO2 terminal bit clock output for the LR terminal and BCK terminal output.			
		BCKS	TOS	LR terminal output	BCK terminal output
		0*	0*	Internally generated (TGLR)	Internally generated (TG32)
		1		ELRO2 input signal	EBCO2 input signal
		1	0	Internally generated (TGLR)	1/2 frequency of EBCO2 input signal
4	TOS	1	1	ELRO2 input signal	1/2 frequency of EBCO2 input signal
		0*			1/2 frequency of EBCO2 input signal
3	SYNCS	Used to select either an internally generated or externally input (SYNC terminal) mode.			
		0*			Internally generated (TGLR)
2	SYNCP	Selects the SYNC signal polarity.			
		0*			Rise
1	SYNCR1	Resets the coefficient pointer (CP) at each SYNC signal.			
		0*			Fall
0	SYNCR0	Resets the offset address pointer (OFP) at each SYNC signal.			
		0*			Run
		1			Prohibit

(2-2) Control register 1 (CNT-R1)

(*: Default value)

Bit	Symbol	Function		
7	PCM0N	The program counter values are output at terminals IO15~IO7. (The external RAM is placed on standby.)	0*	Prohibit
			1	Run
6	ACMP	When the CRAM or OFRAM pointer values coincide with the rewrite counter address, data in both RAM are rewritten.	0*	Prohibit
			1	Run
5	CKSL	Selects the XI oscillation (input) clock frequency.	0*	XI = 640 fs
			1	XI = 512 fs
4	PS	Selects the externally attached RAM type (PSRAM or DRAM).	0*	PSRAM
			1	DRAM
3	—	Not assigned.	—	—
			—	—
2	DSL	Selects the internal DBUS data that will access the externally attached RAM source (high priority 16/32 bit).	0*	High priority 16 bit (DB16)
			1	32 bit (DB32)
1	IOS	Selects an 8 bit or a 16 bit access mode for the external RAM source.	0*	16 bit/access (IO16)
			1	8 bit/access (IO8)
0	XSEP	Partitions the externally attached RAM into delay and data table domains.	0*	Prohibit
			1	Run

(2-3) Control register 0 (CNT-R0) (Note 1)

(*: Default value)

Bit	Symbol	Function		
7	PRGALL	The active switch is turned to the "on" position when the program is loaded. During this active state, instructions are placed in an NOP condition. When the switch is turned from the "on" position to the "off" position, the XINT and RMRF ignore flags are reset.	0*	On
			1	Off
6	BRKRQ	Once the program break address (BRKA) has been established, setting BRKRQ to "1" will activate the break.	0*	Off
			1	On
5	INMT	Sets the SDI0 and SDI1 terminal input to "0" mute.	0	Mute off
			1*	Mute on
4	OUTMT2	Sets the SDO2 terminal output to "0" mute.	0	Mute off
			1*	Mute on
3	OUTMT1	Sets the SDO1 terminal output to "0" mute.	0	Mute off
			1*	Mute on
2	OUTMT0	Sets the SDO0 terminal output to "0" mute.	0	Mute off
			1*	Mute on
1	XCLR	Trigger bit that clears the externally attached RAM delay domain to "0". Once the clearing operation has been initiated, the bit is reset to a trigger "off" position (XCLR = 0).	0*	Trigger off
			1	Trigger on
0	XSTBY	Places the externally attached RAM on standby.	0	Standby off
			1*	Standby on

Note 1: The CNT-RO data is latched via a SYNC signal.

(2-4) The I/F dedicated register (Note 2)

Symbol	Function
STAD	The STAD is a presentable up-counter used in setting the starting address for writing data and programs in the PRAM, CRAM, and OFRAM. (9 bit)
TXW	The TXW register is responsible for setting the rewrite data count (max 32 words) for the CRAM and OFRAM when ACMP is in the 1 (CNT-R1) mode. (5 bit)
RMR	The RMR register temporarily retains data to be written to the PRAM, CRAM, OFRAM until it receives subsequent data (32 bit). The RMR also acts as the source register for the data bus.
XINT	The XINT register sets up the IFF2~0, which act as conditional field flags. (3 bit)
XRMD	<p>The XRMD register sets the following:</p> <ol style="list-style-type: none"> 1. In the XSEP mode, sets the domains for the delay and table data partitions in the externally attached RAM. 2. Sets the access frequency for the externally attached RAM. 3. Sets set to use or not use the $\times 4$ bit 1M DRAM (5 bit) to active or inactive.

Note 2: The RMR and XINT data are latched via a SYNC signal.

(3) The data transmission process.

When the \overline{CS} signal is set to "L" or activated, data is transmitted in command word (1 byte) and data word (1 to 4 byte) sets. Somewhat similar to the program, coefficient, and offset address processes, the command word becomes unnecessary when data bits using the same command word are transmitted successively; only the data word needs to be transmitted. In these situations, the IFCD signal is set to "L" prior to the \overline{CS} signal.

(4) The internal RAM (PRAM, CRAM, OFRAM) data transmission process

The STAD-R, which sets the starting address for the writing process, adds a +1 increment to the address after writing each data unit. The internal RAM units that can utilize the buffer RAM (32 words \times 16 bits) are the CRAM and OFRAM. For them to do so, the coefficient and offset addresses must be rewritten in successively increasing increments of +1. For example, the coefficient address of the secondary IIR in the equalizer must be successively arranged from 5 single precision units to 10 multiple-precision units. The buffer RAM is used when altering the individual characteristics of the filter. These coefficients can be rewritten within a single sampling period.

Ex. Rewriting the offset data coefficient in the buffer RAM

When the targeted rewrite coefficient addresses are set at 30, 31, 32, 33, and 34, the following takes place.

When the targeted coefficient RAM addresses are arranged in succession, as shown in the example below, the buffer RAM can be rewritten.

…, 29, 30, 31, 32, 33, 34, 35, 36, … (or)
…, 29, 30, 36, 31, 32, 28, 29, 33, 34, 35, 36, …

When the targeted coefficient RAM addresses are randomly arranged, as shown in the example below, the buffer RAM cannot be rewritten.

…, 29, 30, 31, 34, 33, 32, 35, 36, …

- Setting up the data in the PRAM (Program RAM)

1. The write starting address is set in the STAD-R (command: 0CH).
2. An “0AH” command is transmitted and the PRAM write-to flag is triggered.
3. Only the 32 bit program code data is continued and the necessary steps are transmitted.

- Setting up the data in the CRAM (coefficient RAM) and OFRAM (offset RAM)

- (a) The buffer RAM is not in use (The ACMP of the CNT-R1 is set to “0”).
 1. The write starting address is set in the STAD-R (command: 0CH).
 2. An “09H” or “08H” command is transmitted and the CRAM or OFRAM write-to flag is triggered.
 3. Only the 16 bit coefficient or offset data is continued and the necessary steps are transmitted.
- (b) The buffer RAM is in use (the ACMP of the CNT-R1 is set to “1”).
 1. The write starting address is set in the STAD-R (command: 0CH).
 2. The data coefficient-1 stored in the buffer RAM is set to the TXW-R.
 3. An “09H” or “08H” command is transmitted and the CRAM or OFRAM write-to flag is triggered.
 4. Only the 16 bit coefficient or offset data is continued and the necessary steps are transmitted.






Figure 10 A sample of the microcomputer timing control

Register	Command Word (HEX)	Bit Length Used	Transmitted Bit Length
CNT-R2	0F	15	2
CNT-R1	0E	8	1
CNT-R0	0D	8	1
STAD-R	0C	9	2
TXW-R	0B	5	1
PRAM	0A	32	4
CRAM	09	16	2
OFRAM	08	16	2
RM-R	07	32	4
XINT-R	06	3	1
XRMD-R	05	5	1
BRKA-R	04	9	2


System Design, Example 1



System Design, Example 2



System Design, Example 3



Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power source voltage	V _{DD}	-0.3~6.0	V
Input voltage	V _{IN}	-0.3~V _{DD} + 0.3	V
Allowable loss	P _D	1250	mW
Operating temperature	T _{opr}	-35~85	°C
Storage temperature	T _{stg}	-55~150	°C

Electrical Characteristics (1) (unless otherwise specified, Ta = 25°C, V_{DD} = 5 V)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Operating source voltage	V _{DD}	—	Ta = -35~85°C	4.5	5.0	5.5	V
Operating source current (no-load, during the crystal oscillation period)	I _{DD}	—	f _{opr} = 30.72 MHz (48 kHz × 640 fs)	—	60	100	mA
			f _{opr} = 24.576 MHz (48 kHz × 512 fs)	—	50	90	
Operating frequency range	f _{opr}	—	(Note 3)		4.0	—	37.0 MHz

Note 3: When using it in the range of 29 MHz~37 MHz, the program instruction code which performs data transmission between RAM is use prohibition.

Clock terminals (XI, XO)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit	
Input voltage	"H" level	V _{IH1}	XI terminal	3.5	—	—	V	
	"L" level	V _{IL1}		—	—	1.5		
Output voltage	"H" level	V _{OH1}	I _{OH} = -2.5 mA	XO terminal	2.4	—	—	V
	"L" level	V _{OL1}	I _{OL} = 2.5 mA		—	—	0.4	

Input terminal

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit	
Input voltage	"H" level	V _{IH2}	(Note 4)	3.5	—	—	V	
	"L" level	V _{IL2}		—	—	1.5		
Threshold voltage	"H" level	V _P	(Note 5)	—	2.7	—	V	
	"L" level	V _N		—	1.6	—		
Input leakage current	"H" level	I _{IH1}	V _{IN} = V _{DD}	(Note 4, 5)	—	—	1.0	μA
	"L" level	I _{IL1}	V _{IN} = 0 V		-1.0	—	—	

Note 4: ELRI0~1, ELRO0~2, EBCI0~1, EBCO0~2, SDI0~1, TES0~2

Note 5: SYNC, \overline{RST} , \overline{HALT} , PEN, \overline{CS} , IFCD, IFCK, IFDT (Schmidt input terminal)

Electrical Characteristics (2) (unless otherwise specified, $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$)**Output terminal**

Characteristics		Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
Output voltage	"H" level	V_{OH2}	—	$I_{OH} = -1\text{ mA}$	(Note 6)	2.4	—	—	V
	"L" level	V_{OL2}	—	$I_{OL} = 1\text{ mA}$		—	—	0.4	
Output voltage	"H" level	V_{OH3}	—	$I_{OH} = -2\text{ mA}$	(Note 7)	2.4	—	—	V
	"L" level	V_{OL3}	—	$I_{OL} = 2\text{ mA}$		—	—	0.4	

Note 5: LR, WCK, BCK0~1, SDO0~2

Note 6: A0~A15, RC0~RC3

Three state input/output terminal (IO0~IO15)

Characteristics		Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
Input voltage	"H" level	V_{IH4}	—	—		3.5	—	—	V
	"L" level	V_{IL4}		—		—	—	1.5	
Output voltage	"H" level	V_{OH4}	—	$I_{OH} = -2\text{ mA}$		2.4	—	—	V
	"L" level	V_{OL4}		$I_{OL} = 2\text{ mA}$		—	—	0.4	
Output "off" leakage current	"H" level	I_{OFH}	—	$V_{OH} = V_{DD}$		—	—	5.0	μA
	"L" level	I_{OFL}		$V_{OL} = 0\text{ V}$		-5.0	—	—	

Open drain output terminal (\overline{OVF} , \overline{ACK} , DCHK)

Characteristics		Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
"L" level output voltage		V_{OL5}	—	$I_{OL} = 1\text{ mA}$		—	—	0.4	V
Output open leakage current		I_{OF}	—	$V_{OH} = V_{DD}$		—	—	5.0	μA

Pull-up terminal

Characteristics		Symbol	Test Circuit	Test Condition		Min	Typ.	Max	Unit
Pull-up resistor		RUP	—	(Note 8)		—	100	—	$\text{k}\Omega$

Note 8: IO0~IO15, \overline{RST} , \overline{HALT} , \overline{OVF} , PEN, \overline{ACK} , DCHK

AC Characteristics (1) (unless otherwise specified, $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$)

External clock input terminal (XI)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
XI clock periodicity	t_{XI}	—	(Note 9)	27	36	250	ns
XI clock "H" period length	t_{XIH}	—	(Note 9)	13.5	18	125	ns
XI clock "L" period length	t_{XIL}	—	(Note 9)	13.5	18	125	ns

Note 9: When using it in the range of 29 MHz~37 MHz, the program instruction code which performs data transmission between RAM is use prohibition.

Reset terminal (\overline{RST})

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Stand-by time	t_{ST}	—	—	500	—	—	μs
Reset pulse length	t_{RS}	—	—	10	—	—	μs

Audio serial interface

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
XI-BCK1 transfer time (1)	t_{CK1}	—	$C_L = 10\text{ pF}$	—	25	—	ns
XI-BCK1 transfer time (2)	t_{CK2}	—	$C_L = 10\text{ pF}$	—	25	—	ns
XI-BCK0 transfer time (1)	t_{CK3}	—	$C_L = 10\text{ pF}$	—	25	—	ns
XI-BCK0 transfer time (2)	t_{CK4}	—	$C_L = 10\text{ pF}$	—	25	—	ns
BCK0-WCK transfer time (1)	t_{CK5}	—	$C_L = 10\text{ pF}$	—	5	—	ns
BCK0-WCK transfer time (2)	t_{CK6}	—	$C_L = 10\text{ pF}$	—	5	—	ns
BCK0-LR transfer time (1)	t_{CK7}	—	$C_L = 10\text{ pF}$	—	5	—	ns
BCK0-LR transfer time (2)	t_{CK8}	—	$C_L = 10\text{ pF}$	—	5	—	ns
LR-SDO lag time (1)	t_{SO1}	—	$C_L = 10\text{ pF}$	0	—	40	ns
BCK0-SDO transfer time	t_{SO2}	—	$C_L = 10\text{ pF}$	0	—	40	ns
ELRI-EBCI lag time	t_{EB1}	—	$C_L = 10\text{ pF}$	-55	—	55	ns
ELRO-EBCO lag time	t_{EB2}	—	$C_L = 10\text{ pF}$	-55	—	55	ns
EBCI/O clock period	t_{EBC}	—	$C_L = 10\text{ pF}$	—	350	—	ns
EBCI/O clock "H" period length	t_{EBH}	—	$C_L = 10\text{ pF}$	100	—	—	ns
EBCI/O clock "L" period length	t_{EBL}	—	$C_L = 10\text{ pF}$	100	—	—	ns
SDI data set up time	t_{SIS}	—	$C_L = 10\text{ pF}$	100	—	—	ns
SDI data holding time	t_{SIH}	—	$C_L = 10\text{ pF}$	100	—	—	ns

AC Characteristics (2) (unless otherwise specified, $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$)

External RAM interface

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Read/write cycling time	t_{RC}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	330	—	ns
$\overline{\text{RAS}}$ Pulse length	t_{RAS}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	200	—	ns
$\overline{\text{RAS}}$ Precharging time	t_{RP}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	130	—	ns
$\overline{\text{CAS}} - \overline{\text{RAS}}$ Precharging time	t_{CRP}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	60	—	ns
$\overline{\text{CAS}}$ Holding time	t_{CSH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	260	—	ns
$\overline{\text{RAS}}$ Holding time	t_{RSH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	130	—	ns
$\overline{\text{CAS}}$ Pulse length	t_{CAS}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	190	—	ns
Low address setup time	t_{ASR}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	60	—	ns
Low address holding time	t_{RAH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	30	—	ns
Column address setup time	t_{ASC}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	30	—	ns
Column address holding time	t_{CAH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	190	—	ns
$\overline{\text{CE}}$ Address setup time	t_{ASE}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	60	—	ns
$\overline{\text{CE}}$ Holding time	t_{AHC}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	260	—	ns
$\overline{\text{RAS}}$ Holding time ($\overline{\text{OE}}$ standard)	t_{ROH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	130	—	ns
$\overline{\text{OE}}$ Pulse length	t_{OE}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	190	—	ns
Write command pulse length	t_{WP}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	190	—	ns
Write command holding time	t_{WCH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	130	—	ns
Data input setup time	t_{DS}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	30	—	ns
Data input holding time	t_{DH}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	290	—	ns
Data input $\overline{\text{OE}}$ access time	t_{OEA}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	—	100	ns
Data input $\overline{\text{CE}}$ access time	t_{CEA}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	—	—	100	ns
Data input $\overline{\text{OE}}$ disable time	t_{OHZ}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	0	—	—	ns
Data input $\overline{\text{CE}}$ disable time	t_{CHZ}	—	$X_I = 30.72\text{ MHz}$ $C_L = 20\text{ pF}$	0	—	—	ns

AC Characteristics (3) (unless otherwise specified, $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$)


Microcomputer interface (Note 10)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
CS -IFCK delay time	t_1	—	$C_L = 10\text{ pF}$	2.0	2.5	—	μs
I/F clock periodity	t_2	—	$C_L = 10\text{ pF}$	4.0	5.0	—	μs
I/F clock "L" period length	t_3	—	$C_L = 10\text{ pF}$	2.0	2.5	—	μs
I/F clock "H" period length	t_4	—	$C_L = 10\text{ pF}$	2.0	2.5	—	μs
DCHK data transfer time	t_5	—	$C_L = 10\text{ pF}$	—	0.5	—	μs
IFDT data setup time	t_6	—	$C_L = 10\text{ pF}$	0.5	1.0	—	μs
ACK transfer time (1)	t_7	—	$C_L = 10\text{ pF}$	—	—	0.5	μs
ACK transfer time (2)	t_8	—	$C_L = 10\text{ pF}$	—	—	0.5	μs
IFCD-IFCK delay time	t_9	—	$C_L = 10\text{ pF}$	0.0	—	—	μs
IFCK-IFCD delay time	t_{10}	—	$C_L = 10\text{ pF}$	0.5	1.0	—	μs
IFCD-CS delay time	t_{11}	—	$C_L = 10\text{ pF}$	2.0	2.5	—	μs
IFDT-“H” level transition time	t_{12}	—	$C_L = 10\text{ pF}$	0.0	—	—	μs
CS -DCHK transfer time	t_{13}	—	$C_L = 10\text{ pF}$	—	—	0.5	μs
CS - ACK transfer time	t_{14}	—	$C_L = 10\text{ pF}$	—	—	0.5	μs
IFCD-CS transfer time	t_{15}	—	$C_L = 10\text{ pF}$	2.0	2.5	—	μs
Rising time (tr) Falling time (tf)	t_{r1}	—	LR, WCK, BCK0 BCK1, SDO0~SDO2 $C_L = 10\text{ pF}$	—	—	20	ns
	t_{f1}	—	$C_L = 10\text{ pF}$	—	—	10	
	t_{r2}	—	A0~A15, IO0~IO15 RC0~RC3	—	—	20	
	t_{f2}	—	$C_L = 20\text{ pF}$	—	—	10	
	t_{r3}	—	\overline{OVF} , \overline{ACK} , DCHK $C_L = 10\text{ pF}$	—	—	5	
	t_{f3}	—	$C_L = 10\text{ pF}$	—	—	60	


Note 10: An AC timing measurement of (V_{IH} , V_{IL}) (V_{OH} , V_{OL}) has been used as a standard.

AC Special Measurement Points


1. External clock input terminal



2. Reset terminal




3. Audio serial interface




4. External RAM interface


(1) Read/write cycle timing



(2) RAS (\overline{CE}) refresh cycle timing only




5. Microcomputer Interface



Package Dimensions

QFP80-P-1420-0.80A

Unit: mm



Weight: 1.57g (typ.)

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.