MM74C Series CMOS

Functionally equivalent to Standard 74 Series
Pin compatible with Standard 74 Series.
Dissipation typically 10 nanowatts per gate

GENERAL DESCRIPTION

Employing complementary MOS (CMOS) transistors to achieve low power and high noise margin, these gates provide the basic functions used in the implementation of digital integrated circuit systems. The N and P channel enhancement mode transistors provide a symmetrical circuit with output swings essentially equal to the supply voltage. This results in high noise immunity over a wide supply voltage range. No DC power other than that caused by leakage current is consumed during static conditions. All inputs are protected against static discharge damage.

See outline drawings Nos. 109, 111 and 114 for physical dimensions.

FEATURES

Wide supply voltage range	3V to 15V
Guaranteed noise margin	1V
High noise immunity	0.45 V_{CC} typ
Lower power TTL compatible drives 2 x 74L loads	

APPLICATIONS

Automotive
Instrumentation
Alarm systems
Remote metering
Data terminals
Medical electronics
Industrial controls
Computers

Guaranteed Noise Margin as a function of V_{CC}

TYPICAL GATE CHARACTERISTICS
Given below are details of a representative function (the MM74 COON)

ABSOLUTE MAXIMUM RATINGS

Voltage at Any Pin (Note 1)	$-0.3V$ to $+V_{cc} + 0.3V$	Package Dissipation	500mW
Operating Temperature	0°C to $+70$°C	Lead Temperature (Soldering, 10 sec)	300°C
Storage Temperature	-65°C to $+150$°C	Operating V_{cc} Range	$+3V$ to $+15V$

ELECTRICAL CHARACTERISTICS
Min./Max. limits apply across the guaranteed temperature range unless otherwise specified.

Parameter	Conditions	Min.	Typ.	Max.	Units
CMOS to CMOS					
Logical "1" Input Voltage V_{IN} (1)	$V_{cc} = 5.0V$	3.5			V
	$V_{cc} = 10.0V$	8.0			V
Logical "0" Input Voltage V_{IN} (0)	$V_{cc} = 5.0V$			1.5	V
	$V_{cc} = 10.0V$			2.0	V
Logical "1" Output Voltage V_{OUT} (1)	$V_{cc} = 5.0V$, $V_{IN} = 1.5$, $I_O = -10\mu A$	4.5			V
	$V_{cc} = 10.0V$, $V_{IN} = 7.0$, $I_O = -10\mu A$	9.0			V
Logical "0" Output Voltage V_{OUT} (0)	$V_{cc} = 5.0V$, $V_{IN} = 3.5$, $I_O = 10\mu A$			0.5	V
	$V_{cc} = 10.0V$, $V_{IN} = 8.0$, $I_O = 10\mu A$			1.0	V
Logical "1" Input Current I_{IN} (1)	$V_{cc} = 15V$, $V_{IN} = 15V$			1	μA
Logical "0" Input Current I_{IN} (0)	$V_{cc} = 15V$, $V_{IN} = 0V$	-1			μA
Output Short Circuit Current I_{os} (1) (Note 2)	$V_{cc} = 5.5V$, $V_{IN} = 0$, $V_O = 0$	1		6	mA
	$V_{cc} = 11.0V$, $V_{IN} = 0$, $V_O = 0$	7.5		30	mA
Output Short Circuit Current I_{os} (0) (Note 2)	$V_{cc} = 5.5V$, $V_{IN} = V_O = V_{cc}$	1.5		10	mA
	$V_{cc} = 11.0V$, $V_{IN} = V_O = V_{cc}$	10		40	mA
Supply Current I_{cc}	$V_{cc} = 15V$			1	μA
Propagation Delay Time to a Logical "0" t_{pd0}	$V_{cc} = 5.0V$, $C_L = 50\,pF$, $T_A = 25$°C		50	90	ns
	$V_{cc} = 10.0V$, $C_L = 50\,pF$, $T_A = 25$°C		25	60	ns
Propagation Delay Time to a Logical "1" t_{pd1}	$V_{cc} = 5.0V$, $C_L = 50\,pF$, $T_A = 25$°C		50	90	ns
	$V_{cc} = 10.0V$, $C_L = 50\,pF$, $T_A = 25$°C		30	60	ns
LOW POWER TTL to CMOS					
Logical "1" Input Voltage V_{IN} (1)	$V_{cc} = 4.75V$	$V_{cc} -1.5$			V
Logical "0" Input Voltage V_{IN} (0)	$V_{cc} = 4.75V$			0.8	V
Logical "1" Output Voltage V_{OUT} (1)	$V_{cc} = 4.75V$, $I_O = -10\mu A$	4.4			V
Logical "0" Output Voltage V_{OUT} (0)	$V_{cc} = 4.75V$, $I_O = 10\mu A$			0.8	V
Propagation Delay Time to a Logical "0" $t_{pd(0)}$	$V_{cc} = 5.0V$, $C_L = 15\,pF$, $T_A = 25$°C		125		ns
Propagation Delay Time to a Logical "1" $t_{pd(1)}$	$V_{cc} = 5.0V$, $C_L = 15\,pF$, $T_A = 25$°C		125		ns
CMOS to Low Power TTL (tenth power)					
Logical "1" Input Voltage V_{IN} (1)	$V_{cc} = 4.75V$	4.0			V
Logical "0" Input Voltage V_{IN} (0)	$V_{cc} = 4.75V$			1.0	V
Logical "1" Output Voltage V_{OUT} (1)	$V_{cc} = 4.75V$, $V_{IN} = 0.8$, $I_O = -100\mu A$	2.4			V
Logical "0" Output Voltage V_{OUT} (0)	$V_{cc} = 4.75V$, $V_{IN} = 4.0$, $I_O = 360\mu A$			0.4	V
Propagation Time to a Logical "0" $t_{pd(0)}$	$V_{cc} = 5.0V$, $C_L = 50\,pF$, $R_L = 20k$, $T_A = 25$°C		60		ns
Propagation Time to a Logical "1" $t_{pd(1)}$	$V_{cc} = 5.0V$, $C_L = 50\,pF$, $R_L = 20k$, $T_A = 25$°C		45		ns

Note 1: These devices should not be connected under power on conditions.
Note 2: Only one output at a time may be shorted.

## switching time waveforms and ac test circuits

CMOS to CMOS

V_{CC}
V_{In} — 50% ... 50%
OV
t_{pd0} ... t_{pd1}
V_{CC}
V_{out} — 50% ... 50%
OV

V_{In} — 74C — V_{out}
$C_L = 50pF$

TTL to CMOS

V_{In} — 1·5V ... 1·5V
OV
t_{pd0} ... t_{pd1}
5V
V_{out} — 50% ... 50%
OV

V_{CC} +5V
V_{In}
DM 74 00 — 74C — V_{out}
15pf   15pf

CMOS to low power TTL

5V
V_{In} — 50% ... 50%
OV
t_{pd0} ... t_{pd1}
5V
V_{out} — 1·5V ... 1·5V
OV

V_{CC}
V_{out}
20K
V_{IH} — 74C
50pF   30pf

MANUFACTURER'S CURRENT LIST PRICES ARE ALWAYS CHARGED

MM74C Series CMOS

REFERENCE TABLE. *See outline drawings Nos. 109, 111 and 114 for physical dimensions.*

| Code	Function	Stock No.	Connection Diagram No.
MM74C00N	Quad 2-input NAND Gate	33233R	B1
MM74C02N	Quad 2-input NOR Gate	33234G	B3
MM74C04N	Hex Inverter	33235E	B5
MM74C08N	Quad 2-input AND Gate	34685C	B9.
MM74C10N	Triple 3-input NAND Gate	33236C	B11
MM74C20N	Dual 4-input NAND Gate	33237A	B19
MM74C30N	8-input NAND Gate	34686A	B26
MM74C42N	BCD-To-Decimal Decoder	33238X	B33
MM74C73N	Dual J-K Master-Slave Flip-Flop	33239H	B54
MM74C74N	Dual "D" Flip-Flop	33240X	B55
MM74C76N	Dual J-K Master-Slave Flip-Flop	33241R	B57
MM74C83N	4-Bit Binary Full Adder	34687X	B62
MM74C85N	4-Bit Magnitude Comparator	34688H	B64
MM74C86N	Quad 2-input EXCLUSIVE-OR Gate	34689F	B65
MM74C89N	64-Bit TRI-STATE random access read/write memory	34690R	B67
MM74C95N	4-Bit Parallel-In/Parallel-Out Shift Register	33242G	B73
MM74C107N	Dual J-K Master-Slave Flip-Flop	33243E	B80
MM74C123N	Retriggerable Monostable Multivibrator	33244C	B89
MM74C151N	8-Bit Data Selections/MUX with Strobe	33245A	B103
MM74C154N	4 to 16 Line Decoder Demultiplexer	33246X	B106
MM74C157N	Quad 2 Line to 1 Line Multiplexer	33419X	B109
MM74C160N	Synchronous Decade Counter	33247H	B111
MM74C161N	Synchronous 4-Bit Binary Counter	33248F	B112
MM74C162N	Fully Synchronous Decade Counter	33249D	B113
MM74C163N	Fully Synchronous 4-Bit Binary Counter	33250G	B114
MM74C164N	8-Bit Parallel-Out Shift Register	33251E	B115
MM74C165N	Parallel-Load 8-Bit Shift Register	33252C	B116
MM74C173N	Quad Latch	33254X	B120
MM74C174N	Hex D Flip-Flop	34691G	B121
MM74C192N	Synchronous Up/Down Decade Counter	33255H	B134
MM74C193N	Synchronous Up/Down 4-Bit Binary Counter	33256F	B135
MM74C195N	4-Bit Parallel-Access Shift Register	33257D	B137
*MM74C200N	256-BIT RAM	33258B	B142

NOTE: These are new products—check on availability with our sales desk.

PLEASE QUOTE STOCK NO. AND MANUFACTURER'S CODE WHEN ORDERING

B79   **SN74H106N**
Dual J-K flip-flop
with preset and clear inputs

B80   **SN74107N**
SN74C107N
Dual J-K master-slave flip-flop
with preset and clear

B81   **SN74H108N/SN74S108N**
Dual J-K flip-flop
with preset and clear inputs

B82   **SN74109N**
Dual J-K flip-flop edge triggered

B83   **SN74S112N**
Dual J-K master-slave flip-flop

B84   **SN74S113N**
Dual J-K master-slave flip-flop

MANUFACTURER'S CURRENT LIST PRICES ARE ALWAYS CHARGED