

LM3699 High-Efficiency White LED Driver

1 Features

- Drives Parallel High-Voltage LED Strings for Display or Keypad Lighting
- Boost Converter up to 90% Efficiency
- Four User-Selectable Full-Scale Current Settings (20.2 mA, 18.6 mA, 17.0 mA, 15.4 mA)
- Quick-Dimming Enable Terminal (ILOW)
- Simple PWM Duty Cycle Control
- 24-V Overvoltage Protection Threshold
- Fixed 1-MHz Switching Frequency
- Integrated 1-A/40-V MOSFET
- Three Current Sink Terminals
- Adaptive Boost Output to LED Voltages
- Thermal Shutdown Protection
- 29-mm² Total Solution Size

2 Applications

- Power Source for Smart Phone Illumination
- Display or Keypad Illumination

3 Description

The LM3699 is a three-string, high-efficiency, PWM-controlled power source for display backlight or keypad LEDs in smartphone handsets. The high-voltage inductive boost converter with integrated 1-A, 40-V MOSFET provides the power for three series LED strings. The boost output automatically adjusts to LED forward voltage to minimize headroom voltage and effectively improve LED efficiency.

The ILOW terminal provides a method to quickly reduce LED brightness during camera flash operation.


The LM3699 has integrated overvoltage, overcurrent, and thermal protection.

The device operates over a 2.7-V to 5.5-V input voltage range and a -40°C to 85°C temperature range.


Device Information

ORDER NUMBER	PACKAGE	BODY SIZE
LM3699YFQ	DSBGA (12)	1,64 mm x 1,29 mm

Simplified Schematic



Boost Efficiency vs V_{IN} with 10- μ H Inductor



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.


Table of Contents

1	Features	1	7.3	Feature Description	8
2	Applications	1	7.4	Device Functional Modes	9
3	Description	1	8	Application and Implementation	10
4	Revision History	2	8.1	Application Information	10
5	Terminal Configuration and Functions	3	8.2	Typical Application	10
6	Specifications	4	9	Power Supply Recommendations	15
6.1	Absolute Maximum Ratings	4	10	Layout	16
6.2	Handling Ratings	4	10.1	Layout Guidelines	16
6.3	Recommended Operating Conditions	4	10.2	Layout Example	18
6.4	Thermal Information	4	11	Device and Documentation Support	19
6.5	Electrical Characteristics	5	11.1	Device Support	19
6.6	Typical Characteristics	7	11.2	Trademarks	19
7	Detailed Description	8	11.3	Electrostatic Discharge Caution	19
7.1	Overview	8	11.4	Glossary	19
7.2	Functional Block Diagram	8	12	Mechanical, Packaging, and Orderable Information	19

4 Revision History

Changes from Original (January 2014) to Revision A	Page
• Changed to new TI data sheet format: adding Handling Ratings table and Device and Documentation Support sections ..	1
• Added new scope shot ..	14

5 Terminal Configuration and Functions



Terminal Functions

TERMINAL		DESCRIPTION
NUMBER	NAME	
A1	PWM	PWM brightness control input. PWM is a high-impedance input and cannot be left floating.
A2	ISO	Current select input 1. This is a high-impedance input and cannot be left floating. ISO can be connected to IN or GND.
A3	HWEN	Hardware enable input. Drive this terminal high to enable the device. Drive this terminal low to force the device into a low-power shutdown. HWEN is a high-impedance input and cannot be left floating.
B1	HVLED1	Input terminal to high-voltage current sink 1 (24 V max). The boost converter regulates the minimum of HVLED1, HVLED2, and HVLED3 to V_{HR} .
B2	IS1	Current select input 2. This is a high-impedance input and cannot be left floating. IS1 can be connected to IN or GND.
B3	IN	Input voltage connection. Bypass IN to GND with a minimum 2.2- μ F ceramic capacitor.
C1	HVLED2	Input terminal to high-voltage current sink 2 (24 V max). The boost converter regulates the minimum of HVLED1, HVLED2, and HVLED3 to V_{HR} .
C2	ILOW	Low level current enable. Drive this terminal high to reduce LED current by approximately 95%. ILOW is a high-impedance input and cannot be left floating. If not used connect to GND.
C3	GND	Ground.
D1	HVLED3	Input terminal to high-voltage current sink 3 (24 V max). The boost converter regulates the minimum of HVLED1, HVLED2, and HVLED3 to V_{HR} .
D2	OVP	Overvoltage sense input. Connect OVP to the positive terminal of the inductive boost output capacitor (C_{OUT}).
D3	SW	Drain connection for the internal NFET. Connect SW to the junction of the inductor and the Schottky diode anode.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
V_{IN} to GND	-0.3V	6	V
V_{SW} , V_{OVP} , V_{HVLED1} , V_{HVLED2} , V_{HVLED3} to GND	-0.3V	45	
V_{IS1} , V_{IS0} , V_{ILOW} , V_{PWM} to GND	-0.3V	6	
V_{HWEN} to GND	-0.3V	6	
Continuous power dissipation	Internally Limited		
Maximum lead temperature (soldering)	260 (peak)		°C
Junction temperature (T_{J-MAX})	150		

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND terminal.

6.2 Handling Ratings

	MIN	MAX	UNIT
Storage temperature range	-65	150	°C
ESD Ratings ⁽¹⁾	Human body model (HBM) ⁽²⁾		2.0
	Charged device model (CDM) ⁽³⁾		1500

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V_{IN} to GND	2.7	5.5	V
V_{SW} , V_{OVP} , V_{HVLED1} , V_{HVLED2} , V_{HVLED3} to GND	0	24	
Junction temperature (T_J) ⁽¹⁾⁽²⁾	-40	125	°C

- (1) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 140^\circ\text{C}$ (typ) and disengages at $T_J = 125^\circ\text{C}$ (typ).
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature ($T_{J-MAX-OP} = 125^\circ\text{C}$), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DSBGA (12 TERMINALS)	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	55	°C/W

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Limits apply over the full operating ambient temperature range ($-40^{\circ}\text{C} \leq T_{\text{A}} \leq 85^{\circ}\text{C}$) and $V_{\text{IN}} = 3.6\text{V}$, unless otherwise specified.⁽¹⁾⁽²⁾

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
General						
I_{SHDN}	Shutdown current	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, HWEN = GND		3.0		μA
		$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, HWEN = GND, $T_{\text{A}} = 25^{\circ}\text{C}$		1		
T_{SD}	Thermal shutdown			140		$^{\circ}\text{C}$
	Hysteresis			15		
Boost Converter						
$I_{\text{HVLED}(1/2/3)}$	Output current regulation (HVLED1, HVLED2, HVLED3)	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%	18.38	22.02		mA
		$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100% $T_{\text{A}} = 25^{\circ}\text{C}$		20.2		
		ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100% $T_{\text{A}} = 25^{\circ}\text{C}$	18.7	21.58		
		ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%, $T_{\text{A}} = 25^{\circ}\text{C}$		20.2		
		$3.0\text{ V} \leq V_{\text{IN}} \leq 4.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100% $T_{\text{A}} = 25^{\circ}\text{C}$	18.63	21.58		
		$3.0\text{ V} \leq V_{\text{IN}} \leq 4.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100% $T_{\text{A}} = 25^{\circ}\text{C}$		20.2		
$I_{\text{MATCH_HV}}$	HVLED matching (HVLED1 to HVLED2 or HVLED2 to HVLED3 or HVLED1 to HVLED3) ⁽³⁾	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%	-2.5%	2.5%		mV
		ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%, $T_{\text{A}} = 25^{\circ}\text{C}$	-2%	1.7%		
		$3.0\text{ V} \leq V_{\text{IN}} \leq 4.5\text{ V}$, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%	-2.5%	2.5%		
$V_{\text{REG_CS}}$	Regulated current sink headroom voltage	ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%, $T_{\text{A}} = 25^{\circ}\text{C}$		400		mV
$V_{\text{HR_MIN}}$	Minimum current sink headroom voltage for HVLED current sinks	$I_{\text{LED}} = 95\%$ of nominal, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100%		275		
		$I_{\text{LED}} = 95\%$ of nominal, ILOW = GND, IS0 = IS1 = VIN, PWM Duty Cycle = 100% $T_{\text{A}} = 25^{\circ}\text{C}$		190		
R_{DSON}	NMOS switch on resistance	$I_{\text{SW}} = 500\text{ mA}$, $T_{\text{A}} = 25^{\circ}\text{C}$		0.3		Ω
$I_{\text{CL_BOOST}}$	NMOS Switch Current Limit		880	1120		mA
		$T_{\text{A}} = 25^{\circ}\text{C}$		1000		

- (1) All voltages are with respect to the potential at the GND terminal.
- (2) Minimum (Min) and Maximum (Max) limits are verified by design, test, or statistical analysis. Typical (Typ) numbers are not verified, but do represent the most likely norm. Unless otherwise specified, conditions for typical specifications are: $V_{\text{IN}} = 3.6\text{ V}$ and $T_{\text{A}} = 25^{\circ}\text{C}$.
- (3) LED current sink matching in the high-voltage current sinks (HVLED1, HVLED2, and HVLED3) is given as the maximum matching value between any two current sinks, where the matching between any two high-voltage current sinks (X and Y) is given as $(I_{\text{HVLEDX}} \text{ (or } I_{\text{HVLEDY}}) - I_{\text{AVE(X-Y)}})/(I_{\text{AVE(X-Y)}}) \times 100$.

Electrical Characteristics (continued)

Limits apply over the full operating ambient temperature range ($-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$) and $V_{\text{IN}} = 3.6\text{V}$, unless otherwise specified.⁽¹⁾⁽²⁾

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OVP}	Output overvoltage protection	ON threshold, $2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	23	25	25	V
		ON threshold, $T_A = 25^{\circ}\text{C}$		24		
		Hysteresis, $T_A = 25^{\circ}\text{C}$		0.7		
f_{SW}	Switching frequency	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	900	1100	1100	kHz
		$T_A = 25^{\circ}\text{C}$		1000		
D_{MAX}	Maximum duty cycle	$T_A = 25^{\circ}\text{C}$		94%		
HWEN Input						
V_{HWEN}	Input logic low	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	0	0.4	0.4	V
	Input logic high	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	1.2		V_{IN}	
PWM Input						
$V_{\text{PWM_L}}$	Input logic low	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	0	0.4	0.4	V
$V_{\text{PWM_H}}$	Input logic high	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	1.31		V_{IN}	
t_{PWM}	Minimum PWM input pulse detected	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$			0.75	μs
IS1, IS0, ILOW Inputs						
V_{IL}	Input logic low	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	0	0.4	0.4	V
V_{IH}	Input logic high	$2.7\text{ V} \leq V_{\text{IN}} \leq 5.5\text{ V}$	1.29		V_{IN}	
Internal POR Threshold						
V_{POR}	POR reset release voltage threshold	V_{IN} ramp time = $100\text{ }\mu\text{s}$	1.7	2.1	2.1	V
		V_{IN} ramp time = $100\text{ }\mu\text{s}$ $T_A = 25^{\circ}\text{C}$		1.9		

6.6 Typical Characteristics




Figure 1. R_{DSON} vs Temperature




Figure 2. I_Q Shutdown vs Temperature




Figure 3. V_{HR_MIN} vs Temperature




Figure 4. POR Threshold vs Temperature




Figure 5. PWM V_{IH} vs Temperature





Figure 6. PWM V_{IL} vs Temperature

7 Detailed Description

7.1 Overview

The LM3699 provides power for three high-voltage LED strings. The high-voltage LED strings are powered from an integrated boost converter. The LED current is directly controlled by a Pulse Width Modulation (PWM) input.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 PWM Input

The active high PWM input is filtered by an internal low-pass filter, then converted to an analog control voltage to set the current level on the current sink outputs. The PWM input is high-impedance and cannot be left floating.

7.3.1.1 PWM Input Frequency Range

The usable input frequency range for the PWM input is governed on the low end by the cutoff frequency of the internal low-pass filter (540 Hz, $Q = 0.33$) and on the high end by the propagation delays through the internal logic. For frequencies below 2 kHz the current ripple begins to become a larger portion of the DC LED current. Additionally, at lower PWM frequencies the boost output voltage ripple increases, causing a non-linear response from the PWM duty cycle to the average LED current due to the response time of the boost. For the best response of current vs. duty cycle, the PWM input frequency should be kept between 2 kHz and 100 kHz.

7.3.1.2 PWM Low Detect

The LM3699 incorporates a feature to detect when the PWM input duty cycle is near zero. This feature requires that the minimum PWM input pulse width be greater than t_{PWM} (see [Electrical Characteristics](#)). A PWM input pulse width less than t_{PWM} can result in the current sink outputs turning on and off resulting in flicker on the LEDs.

Feature Description (continued)

7.3.2 HWEN Input

HWEN is the global hardware enable to the LM3699 and must be driven high to enable the device. HWEN is a high-impedance input, so it cannot be left floating. When HWEN is driven low the LM3699 is placed in shutdown, and the boost converter and all the HVLED current sinks are turned off.

7.3.3 Current Select Inputs (IS1 And IS0)

The current select inputs IS1 and IS0 select the maximum full-scale current (ifs). These digital inputs are static and must not change state when $HWEN > V_{IL}$. IS1 and IS0 are high-impedance inputs so they cannot be left floating. The terminals IS1 and IS0 can be connected directly to IN or GND and do not require an external pullup/pulldown resistor. The full-scale current is set according to [Table 1](#):

Table 1. Full-Scale Current vs Current Select Inputs IS1 and IS0

IS1	IS0	FULL-SCALE CURRENT (ifs) (mA)
0	0	15.4
0	1	17.0
1	0	18.6
1	1	20.2

7.3.4 ILOW Input

The ILOW feature provides a way to quickly reduce the LED current. This feature can be used to dim the LCD backlight during camera flash operation without changing the PWM duty cycle. ILOW is a high-impedance input so it cannot be left floating. When ILOW is driven high, the high-voltage current sink outputs are approximately equal to $(ifs \times D_{PWM} \times 5\%)$. When ILOW is driven low, the high-voltage current sinks are a function of the full-scale current setting and the PWM input duty cycle. If ILOW is not required the input should be connected to GND.

7.3.5 Thermal Shutdown

The LM3699 contains a thermal shutdown protection. In the event the die temperature reaches 140°C (typ), the boost converter and current sink outputs shut down until the die temperature drops to typically 125°C .

7.4 Device Functional Modes

7.4.1 Operation with an Unused Current Sink

If one of the current sink outputs is not connected to a LED string the terminal must be connected to V_{IN} . This ensures that the boost converter regulates the headroom voltage on the highest voltage LED string.

8 Application and Implementation

8.1 Application Information

Table 2. Recommended Components

COMPONENT	MANUFACTURER	VALUE	PART NUMBER	SIZE (mm)	CURRENT/VOLTAGE RATING (RESISTANCE)
L	TDK	10 μ H	VLF302512MT-100M	2.5 x 3.0 x 1.2	620 mA/0.25 Ω
COUT	TDK	1.0 μ F	C2012X5R1E105	0805	25V
CIN	TDK	2.2 μ F	C1005X5R1A225	0402	10V
Diode	On-Semi	Schottky	NSR0240V2T1G	SOD-523	40V, 250 mA

8.2 Typical Application




Figure 7. LM3699 Simplified Schematic

8.2.1 Design Requirements

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Full-scale current setting	20.2 mA
Minimum input voltage	2.7 V
LED series/parallel configuration	6s3p
LED maximum forward voltage (V_f)	3.5 V
Efficiency	75%

8.2.2 Detailed Design Procedure

8.2.2.1 Step-by-Step Design Procedure

The designer needs to know the following:

- Full-scale current setting
- Minimum input voltage
- LED series/parallel configuration
- LED maximum forward voltage (V_f)
- LM3699 efficiency for LED configuration

The full-scale current setting, number of series LEDs, and minimum input voltage are needed in order to calculate the peak input current, maximum output voltage, and maximum required output power. This information guides the designer to determine if the LM3699 can support the required output power and make the appropriate inductor selection for the application.

The LM3699 Boost converter output voltage (V_{OUT}) is calculated as follows:

$$\text{number of series LEDs} \times V_f + 0.4V$$

The LM3699 Boost converter output current (I_{OUT}) is calculated as follows:

$$\text{number of parallel LED strings} \times \text{full-scale current}$$

The LM3699 peak input current (I_{IN_PK}) is calculated as follows:

$$V_{OUT} \times I_{OUT} / \text{Minimum } V_{IN} / \text{Efficiency}$$

$$V_{OUT} = 21.4 \text{ V} = 6 \times 3.5 \text{ V} + 0.4 \text{ V}$$

$$I_{OUT} = 0.0606 \text{ A} = 0.0202 \text{ A} \times 3$$

$$I_{IN_PK} > 0.640 \text{ A} = 21.4 \text{ V} \times 0.0606 \text{ A} / 2.7 \text{ V} / 0.75$$

(1)

8.2.2.2 Maximum Output Power

The maximum output power of the device is governed by two factors: the peak current limit ($I_{CL} = 880 \text{ mA min}$) and the maximum output voltage (V_{OUT}). When the application causes either of these limits to be reached, it is possible that the proper current regulation and matching between LED current strings will not be met.

8.2.2.1 Peak Current Limited

In the case of a peak current limited situation, when the peak of the inductor current hits the LM3699 current limit, the NFET switch turns off for the remainder of the switching period. If this happens each switching cycle the LM3699 regulates the peak of the inductor current instead of the headroom across the current sinks. This can result in the dropout of the current sinks, and the LED current dropping below its programmed level.

The peak current (I_{PEAK}) in a boost converter is dependent on the value of the inductor, total LED current in the boost (I_{OUT}), the boost output voltage (V_{OUT}) (which is the highest voltage LED string + V_{HR}), the input voltage (V_{IN}), the switching frequency (f_{SW}), and the efficiency (Output Power/Input Power). Additionally, the peak current is different depending on whether the inductor current is continuous during the entire switching period (CCM), or discontinuous (DCM) where it goes to 0 before the switching period ends. For CCM, the peak inductor current is given by:

$$I_{PEAK} = \frac{I_{OUT} \times V_{OUT}}{V_{IN} \times \text{efficiency}} + \left[\frac{V_{IN}}{2 \times f_{SW} \times L} \times \left(1 - \frac{V_{IN} \times \text{efficiency}}{V_{OUT}} \right) \right] \quad (2)$$

For DCM the peak inductor current is given by:

$$I_{PEAK} = \sqrt{\frac{2 \times I_{OUT}}{f_{SW} \times L \times \text{efficiency}}} \times (V_{OUT} - V_{IN} \times \text{efficiency}) \quad (3)$$

To determine which mode the circuit is operating in (CCM or DCM) a calculation must be done to test whether the inductor current ripple is less than the anticipated input current (I_{IN}). If ΔI_L is less than I_{IN} , then the device is operating in CCM. If ΔI_L is greater than I_{IN} then the device is operating in DCM.

$$\frac{I_{OUT} \times V_{OUT}}{V_{IN} \times \text{efficiency}} > \frac{V_{IN}}{f_{SW} \times L} \times \left(1 - \frac{V_{IN} \times \text{efficiency}}{V_{OUT}} \right) \quad (4)$$

Typically at currents high enough to reach the LM3699 peak current limit, the device operates in CCM.

Figure 8 shows the output current derating for a 10- μH and a 22- μH inductor using 75% and 80% efficiency estimates. These plots take equations (2) and (3) from above and plot I_{OUT} with varying V_{IN} using a constant peak current of 880 mA (I_{CL_MIN}) and 1-MHz switching frequency. Using these curves can help the user understand the impact of V_{IN} , inductance, and efficiency on the maximum output current. A 10- μH inductor can typically be a smaller device with lower on resistance, but the peak currents will be higher. A 22- μH inductor provides for lower peak currents, but to match the DC resistance of a 10- μH inductor requires a larger sized device.




Figure 8. Maximum Output Power Vs Inductance And Efficiency

8.2.2.2.2 Output Voltage Limited

If a output voltage limited situation occurs, when the boost output voltage hits the LM3699 OVP threshold, the NFET turns off and stays off until the output voltage falls below the hysteresis level (typically 1 V below the OVP threshold). This results in the boost converter regulating the output voltage to the OVP threshold, causing the current sinks to go into dropout. The LM3699 OVP setting supports LED strings up to 6 series LEDs ($V_{f\max} = 3.5$ V).

8.2.2.3 Boost Inductor Selection

The boost converter operates using either a 10- μ H or 22- μ H inductor. The inductor selected must have a saturation current greater than the peak operating current.

8.2.2.4 Output Capacitor Selection

The LM3699 inductive boost converter requires a 1.0- μ F X5R or X7R 50V (0805 size) ceramic capacitor to filter the output voltage. Pay careful attention to the capacitor tolerance and DC bias response. Smaller body-size 1.0- μ F ceramic capacitors or 25-V, 1.0- μ F ceramic capacitors can be used, but for proper operation the degradation in capacitance due to tolerance, DC bias, and temperature should stay above 0.4 μ F. This might require placing two devices in parallel in order to maintain the required output capacitance over the device operating range and series LED configuration.

8.2.2.5 Schottky Diode Selection

The Schottky diode must have a reverse breakdown voltage greater than the LM3699's maximum output voltage. Additionally, the diode must have an average current rating high enough to handle the LM3699's maximum output current, and at the same time the diode peak current rating must be high enough to handle the peak inductor current. Schottky diodes are required due to their lower forward voltage drop (0.3 V to 0.5 V) and their fast recovery time.

8.2.2.6 Input Capacitor Selection

The LM3699 inductive boost converter requires a 2.2- μ F X5R or X7R ceramic capacitor to filter the input voltage. The input capacitor filters the inductor current ripple and the internal MOSFET driver currents during turnon of the internal power switch.

8.2.3 Application Performance Plots

$V_{IN} = 3.6$ V, LEDs are WLEDs part # SML-312WBCW(A), Typical Application Circuit with $L = TDK$ (VLF302512, 10 μ H, 22 μ H where specified), Schottky = On-Semi (NSR0240V2T1G), $T_A = 25^\circ\text{C}$ unless otherwise specified. Efficiency is given as $(V_{OUT} \times (I_{HVLED1} + I_{HVLED2} + I_{HVLED3})) / (V_{IN} \times I_{IN})$, matching curves are given as $(\Delta I_{LED_MAX} / I_{LED_AVE})$.




Figure 9. Boost Efficiency vs V_{IN}




Figure 10. Boost Efficiency vs V_{IN}




Figure 11. LED Efficiency vs I_{LED}




Figure 12. LED Efficiency vs I_{LED}




Figure 13. Shutdown Current vs V_{IN}




Figure 14. Open Loop Current Limit vs V_{IN}

$V_{IN} = 3.6$ V, LEDs are WLEDs part # SML-312WBCW(A), Typical Application Circuit with $L = TDK$ (VLF302512, 10 μ H, 22 μ H where specified), Schottky = On-Semi (NSR0240V2T1G), $T_A = 25^\circ\text{C}$ unless otherwise specified. Efficiency is given as $(V_{OUT} \times (I_{HVLED1} + I_{HVLED2} + I_{HVLED3})) / (V_{IN} \times I_{IN})$, matching curves are given as $(\Delta I_{LED_MAX} / I_{LED_AVE})$.



Figure 15. LED Current Ripple vs F_{PWM}

Figure 16. Start-Up Response










Figure 17. Start-Up Response

Figure 18. D_{PWM} Step Change ResponseFigure 19. V_{IN} Step ResponseFigure 20. V_{IN} Step Response

$V_{IN} = 3.6$ V, LEDs are WLEDs part # SML-312WBCW(A), Typical Application Circuit with $L = TDK$ (VLF302512, 10 μ H, 22 μ H where specified), Schottky = On-Semi (NSR0240V2T1G), $T_A = 25^\circ\text{C}$ unless otherwise specified. Efficiency is given as $(V_{OUT} \times (I_{HVLED1} + I_{HVLED2} + I_{HVLED3})) / (V_{IN} \times I_{IN})$, matching curves are given as $(\Delta I_{LED_MAX} / I_{LED_AVE})$.



9 Power Supply Recommendations

The LM3699 is designed to operate from an input voltage supply range of 2.7 V to 5.5 V. The input supply connection must be properly designed to support the LM3699 maximum peak current limit.

10 Layout

10.1 Layout Guidelines

The LM3699 inductive boost converter sees a high switched voltage (up to 24 V) at the SW terminal, as well as a step current (up to 1 A) through the Schottky diode and output capacitor each switching cycle. The high switching voltage can create interference into nearby nodes due to electric field coupling ($I = CdV/dt$). The large step current through the diode and the output capacitor can cause a large voltage spike at the SW and OVP terminals due to parasitic inductance in the step current conducting path ($V = Ldi/dt$). Board layout guidelines are geared towards minimizing this electric field coupling and conducted noise. [Figure 24](#) highlights these two noise-generating components.




Figure 24. LM3699 Inductive Boost Converter Showing Pulsed Voltage At SW (High dv/dt) And Current Through Schottky And C_{OUT} (High di/dt)

The following list details the main (layout sensitive) areas of the LM3699 inductive boost converter in order of decreasing importance:

1. Output Capacitor

- Schottky Cathode to C_{OUT+}
- C_{OUT-} to GND

2. Schottky Diode

- SW Terminal to Schottky Anode
- Schottky Cathode to C_{OUT+}

Layout Guidelines (continued)

3. Inductor

- SW Node PCB capacitance to other traces

4. Input Capacitor

- CIN+ to IN terminal

10.1.1 Boost Output Capacitor Placement

Because the output capacitor is in the path of the inductor current discharge path, a high-current step from 0 to I_{PEAK} occurs each time the switch turns off and the Schottky diode turns on. Any inductance along this series path from the cathode of the diode through C_{OUT} and back into the LM3699 GND terminal contributes to voltage spikes ($V_{SPIKE} = LP_- \times di/dt$) at SW and OUT. These spikes can potentially over-voltage the SW terminal, or feed through to GND. To avoid this, C_{OUT+} must be connected as close as possible to the Cathode of the Schottky diode, and C_{OUT-} must be connected as close as possible to the LM3699 GND terminal. The best placement for C_{OUT} is on the same layer as the LM3699 so as to avoid any vias that can add excessive series inductance.

10.1.2 Schottky Diode Placement

In the boost circuit of the device the Schottky diode is in the path of the inductor current discharge. As a result the Schottky diode sees a high-current step from 0 to I_{PEAK} each time the switch turns off and the diode turns on. Any inductance in series with the diode may cause a voltage spike ($V_{SPIKE} = LP_- \times di/dt$) at SW and OUT. This can potentially over-voltage the SW terminal, or feed through to V_{OUT} and through the output capacitor and into GND. Connecting the anode of the diode as close as possible to the SW terminal and the cathode of the diode as close as possible to C_{OUT+} reduces the inductance (LP_-) and minimize these voltage spikes.

10.1.3 Inductor Placement

The node where the inductor connects to the LM3699 SW terminal has 2 issues. First, a large switched voltage (0 to $V_{OUT} + VF_{SCHOTTKY}$) appears on this node every switching cycle. This switched voltage can be capacitively coupled into nearby nodes. Second, there is a relatively large current (input current) on the traces connecting the input supply to the inductor and connecting the inductor to the SW terminal. Any resistance in this path can cause voltage drops that can negatively affect efficiency and reduce the input operating voltage range.

To reduce the capacitive coupling of the signal on SW into nearby traces, the SW terminal-to-inductor connection must be minimized in area. This limits the PCB capacitance from SW to other traces. Additionally, high-impedance nodes that are more susceptible to electric field coupling need to be routed away from SW and not directly adjacent or beneath. This is especially true for traces such as IS1, IS0, ILOW, HWEN, and PWM. A GND plane placed directly below SW greatly reduce the capacitance from SW into nearby traces.

Lastly, limit the trace resistance of the VBATT-to-inductor connection and from the inductor-to-SW connection, by use of short, wide traces.

10.1.4 Boost Input Capacitor Placement

For the LM3699 boost converter, the input capacitor filters the inductor current ripple and the internal MOSFET driver currents during turnon of the internal power switch. The driver current requirement can range from 50 mA at 2.7 V to over 200 mA at 5.5 V with fast durations of approximately 10 ns to 20 ns. This appears as high di/dt current pulses coming from the input capacitor each time the switch turns on. Close placement of the input capacitor to the IN terminal and to the GND terminal is critical since any series inductance between IN and C_{IN+} or C_{IN-} and GND can create voltage spikes that could appear on the V_{IN} supply line and in the GND plane.

10.2 Layout Example

Figure 25 requires two PCB layers and is optimized for the GND connection.




Figure 25. LM3699 GND Optimized Layout Example

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution

 This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

 ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

[SLYZ022 — TI Glossary](#).

This glossary lists and explains terms, acronyms and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
LM3699YFQR	Active	Production	DSBGA (YFQ) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D9
LM3699YFQR.A	Active	Production	DSBGA (YFQ) 12	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 125	D9

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM3699YFQR	DSBGA	YFQ	12	3000	178.0	8.4	1.35	1.75	0.76	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM3699YFQR	DSBGA	YFQ	12	3000	208.0	191.0	35.0

YFQ0012



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated