

S-8550 Series

STEP-DOWN, BUILT-IN FET, SYNCHRONOUS RECTIFICATION, PWM CONTROL SWITCHING REGULATORS

www.ablicinc.com

© ABLIC Inc., 2007-2015 Rev.5.0_02

The S-8550 Series is a CMOS synchronous rectification step-down switching regulator which mainly consists of a reference voltage circuit, an oscillator, an error amplifier, a phase compensation circuit, a PWM controller, an under voltage lockout circuit (UVLO), a current limit circuit, and a power MOS FET. The oscillation frequency is high at 1.2 MHz, so a high efficiency, large output current, step-down switching regulator can be achieved by using small external parts. The built-in synchronous rectification circuit makes achieving high efficiency easier compared with conventional step-down switching regulators. A ceramic capacitor can be used as an output capacitor. High-density mounting is supported by adopting packages small SOT-23-5 and super-small and thin SNT-8A.

■ Features

Oscillation frequency:Input voltage range:2.0 V to 5.5 V

Output voltage range:
 Arbitrarily settable by external output voltage setting resistor

Output current: 600 mA
Reference voltage: 0.6 V ±2.0%
Efficiency: 92%
Soft-start function: 1 ms tvp.

• Shutdown function: Shutdown current consumption : 1.0 μA max.

• Built-in current limit circuit

• Pch power MOS FET on-resistance: 0.4 Ω typ. • Nch power MOS FET on-resistance: 0.3 Ω typ. • Constant continuous mode operation (no light load mode)

Lead-free, Sn 100%, halogen-free*1

■ Applications

• Mobile devices, such as mobile phones, Bluetooth devices, wireless devices, digital audio players, digital still cameras, portable DVD players, and portable CD players


■ Packages

- SOT-23-5
- SNT-8A

^{*1.} Refer to "■ Product Name Structure" for details.

■ Block Diagram

1. SOT-23-5



*1. Parasitic diode

Figure 1

2. SNT-8A




Figure 2

■ Product Name Structure

1. Product name


1. 1 SOT-23-5 S-8550 A A - M5T1 x Environmental code U: Lead-free (Sn 100%), halogen-free G: Lead-free (for details, please contact our sales office) Package name abbreviation and packing specification*1 M5T1: SOT-23-5, tape Oscillation frequency

1.2 MHz

A:

*1. Refer to the tape drawing.

1. 2 SNT-8A



*1. Refer to the tape drawing.

2. Packages

Daakaga Nama	Drawing Code						
Package Name	Package Tape		Reel	Land			
SOT-23-5	MP005-A-P-SD	MP005-A-C-SD	MP005-A-R-SD	_			
SNT-8A	PH008-A-P-SD	PH008-A-C-SD	PH008-A-R-SD	PH008-A-L-SD			

■ Pin Configurations

1. SOT-23-5




Figure 3

Table 1

Pin No.	Symbol	Description
1	VIN	IC power supply pin
2	VSS	GND pin
3	ON/OFF	Shutdown pin "H": Power on (normal operation) "L": Power off (standby)
4	FB	Output voltage feedback pin
5	CONT	External inductor connection pin

2. SNT-8A



Figure 4

Table 2

Pin No.	Symbol	Description
1	FB	Output voltage feedback pin
2	NC ^{*1}	No connection
3	VSS ^{*2}	Small signal GND Pin
4	ON/OFF	Shutdown pin "H": Power on (normal operation) "L": Power off (standby)
5	VIN	IC power supply pin
6	PVSS*2	Power GND pin
7	NC ^{*1}	No connection
8	CONT	External inductor connection pin

^{*1.} The NC pin is electrically open.

The NC pin can be connected to VIN, VSS or PVSS.

^{*2.} Connect VSS and PVSS to GND.

■ Absolute Maximum Ratings

Table 3 Absolute Maximum Ratings

(Unless otherwise specified: Ta = 25°C, V_{SS} = 0 V)

I	Item Symbol		Absolute Maximum Rating	Unit
VIN pin volt	tage	V _{IN}	$V_{SS} - 0.3$ to $V_{SS} + 6.0$	V
FB pin volta	age	V _{FB}	$V_{SS} - 0.3$ to $V_{IN} + 0.3$	V
CONT pin v	/oltage	V _{CONT}	$V_{SS} - 0.3$ to $V_{IN} + 0.3$	V
ON/OFF pir	ON/OFF pin voltage Von/OFF		$V_{SS} - 0.3$ to $V_{IN} + 0.3$	V
CONT pin o	current	I _{CONT}	1300	mA
Power	SOT-23-5	В	600 ^{*1}	mW
dissipation	SNT-8A	P _D	450 ^{*1}	mW
Operating to	emperature	T _{opr}	-40 to +85	°C
Storage ten	nperature	T _{stg}	-40 to +125	°C

^{*1.} When mounted on printed circuit board

[Mounted board]

(1) Board size: 114.3 mm × 76.2 mm × t1.6 mm (2) Board name: JEDEC STANDARD51-7

- Caution 1. The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.
 - 2. Since this IC has a built-in power MOS FET, make sure that dissipation of the power MOS FET does not exceed the allowable power dissipation of the package. (Refer to Figure 5.) Generally, dissipation of a switching regulator can be calculated by the following equation. Dissipation = (100 (%) efficiency (%)) / efficiency (%) × output voltage × load current The greater part of dissipation depends on the built-in power MOS FET, however, dissipation of the inductor is also included.

In addition, since power dissipation of the package also changes according to a mounting board or a mounting state, fully check them using an actually mounted mode.




Figure 5 Power Dissipation of Package (Mounted on Board)

■ Electrical Characteristics

Table 4 Electrical Characteristics

(Unless otherwise specified: $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 1.8 \text{ V}$ (the conditions in **Table 5**), $Ta = +25^{\circ}C$)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Test Circuit
Operating input voltage	V_{IN}	_	2.0	_	5.5	V	2
Output voltage range*1	V _{OUT}	$V_{IN} = V_{OUT(S)} + 0.4 \text{ V to } 5.5 \text{ V}$	1.1	_	4.0	V	2
FB voltage	V_{FB}	$V_{IN} = V_{OUT(S)} + 0.4 \text{ V to } 5.5 \text{ V}$	0.588	0.6	0.612	V	2
FB voltage temperature coefficient	$\Delta V_{FB} \over \Delta Ta$	Ta = -40°C to +85°C	-	±100	-	ppm/°C	2
FB pin input current	I _{FB}	V _{IN} = 2.0 V to 5.5 V, FB pin	-0.1	_	+0.1	μΑ	1
Current consumption during shutdown	I _{SSS}	$V_{IN} = 2.0 \text{ V to } 5.5 \text{ V},$ $V_{ON/\overline{OFF}} = 0 \text{ V}$	-	_	1.0	μΑ	1
Current consumption 1	I _{SS1}	f_{osc} = 1.2 MHz, no external parts, V_{FB} = $V_{FB(S)} \times 1.1 \text{ V}$	١	200	400	μΑ	1
Power MOS FET	R _{PFET}	I _{CONT} = 100 mA	ı	0.4	0.6	Ω	1
on-resistance	R _{NFET}	$I_{CONT} = -100 \text{ mA}$	-	0.3	0.5	12	I
Power MOS FET leakage current	I _{LSW}	$V_{IN} = 2.0 \text{ V to } 5.5 \text{ V},$ $V_{ON/\overline{OFF}} = 0 \text{ V}, V_{CONT} = 0 \text{ or } 3.6 \text{ V}$	-	±0.01	±0.5	μΑ	1
Limit current	I _{LIM}	_	800	1000	1200	mA	1
Oscillation frequency	f _{osc}	_	1.02	1.2	1.38	MHz	2
Soft-start time	t _{SS}	Time required to reach 90% of $V_{\text{OUT}(S)}$	0.7	1.0	1.3	ms	2
High level input voltage	V_{SH}	V_{IN} = 2.0 V to 5.5 V, ON/\overline{OFF} pin	0.9	_	ı	V	2
Low level input voltage	V_{SL}	V_{IN} = 2.0 V to 5.5 V, ON/ \overline{OFF} pin	_	_	0.3	V	2
High level input current	I _{SH}	V_{IN} = 2.0 V to 5.5 V, ON/ \overline{OFF} pin	-0.1	_	0.1	μΑ	1
Low level input current	I _{SL}	V_{IN} = 2.0 V to 5.5 V, ON/ \overline{OFF} pin	-0.1	_	0.1	μΑ	1
UVLO detection voltage	V_{UVLO}	_	1.4	1.6	1.78	V	2

^{*1.} $V_{OUT(S)}$ is the output voltage set value, and V_{OUT} is the typ. value of the actual output voltage.

V_{OUT(S)} can be set depending on the ratio between the V_{FB} value and output voltage set resistors (R_{FB1}, R_{FB2}).

For details, refer to "External Parts Selection".


■ External Parts When Measuring Electrical Characteristics

Table 5 External Parts

Element Name	Symbol	Constant	Manufacturer	Part Number
Inductor	L	3.3 μΗ	Taiyo Yuden Co., Ltd.	NR4018T3R3M
Input capacitor	C _{IN}	4.7 μF	TDK Corporation	C3216X7R1E475K
Output capacitor	C _{OUT}	10 μF	TDK Corporation	C3216X7R1C106K
Output voltage set resistor 1	R _{FB1}	36 kΩ	Rohm Co., Ltd.	MCR03 Series 3602
Output voltage set resistor 2	R _{FB2}	18 kΩ	Rohm Co., Ltd.	MCR03 Series 1802
Phase compensation capacitor	C _{FB}	68 pF	Murata Manufacturing Co., Ltd.	GRM1882C1H680J

■ Test Circuits


1.



*1. PVSS pin is unavailable for the S-8550 Series with SOT-23-5.

Figure 6

2.



*1. PVSS pin is unavailable for the S-8550 Series with SOT-23-5.

Figure 7

Operation

1. Synchronous rectification PWM control step-down switching regulator

1. 1 Synchronous rectification

The synchronous rectification method lowers voltage drop to greatly reduce power dissipation since an Nch power MOS FET, having resistance much lower than conventional switching regulators, is used.

In conventional switching regulators, current flows in the diode connected between the GND and CONT pins when the Pch power MOS FET is off. The forward drop voltage (V_f) of such diodes is large, between 0.3 V to 0.7 V, so the power dissipation used to be very large. Synchronous rectification ultra-low resistance Nch transistors repeat on and off, in synchronization with the operation of the Pch driver, in the reverse cycle of the Pch driver. Moreover, the built-in P and N through prevention circuit helps much reduction of power consumption during operation.

1. 2 PWM control

The S-8550 Series is a switching regulator using a pulse width modulation method (PWM) and features low current consumption.

In conventional PFM control switching regulators, pulses are skipped when the output load current is low, causing a fluctuation in the ripple frequency of the output voltage, resulting in an increase in the ripple voltage.

In the S-8550 Series, the switching frequency does not change, although the pulse width changes from 0% to 100% corresponding to each load current. The ripple voltage generated from switching can thus be removed easily using a filter because the switching frequency is constant.

2. Soft-start function

The soft-start circuit built in the S-8550 Series controls the rush current and the overshoot of the output voltage when powering on, the ON/OFF pin is switched from the "L" level to the "H" level, or the UVLO operation is released. A reference voltage adjustment method is adopted as the soft-start method.

3. Shutdown pin

8

This pin stops or starts step-up operations.

Switching the shutdown pin to the "L" level stops operation of all the internal circuits and reduces the current consumption significantly. DO NOT use the shutdown pin in a floating state because it is not pulled up or pulled down internally. DO NOT apply voltage of between 0.3 V and 0.9 V to the shutdown pin because applying such a voltage increases the current consumption. If the shutdown pin is not used, connect it to the VIN pin.

Table 6

l	Shutdown Pin	CR Oscillation Circuit	Output Voltage
ĺ	"H"	Operates	Set value
I	"L"	Stops	Hi-Z




Figure 8

4. Current limit circuit

A current limit circuit is built in the S-8550 Series.

The current limit circuit monitors the current that flows in the Pch power MOS FET and limits current in order to prevent thermal destruction of the IC due to an overload or magnetic saturation of the inductor.

When a current exceeding the current limit detection value flows in the Pch power MOS FET, the current limit circuit operates and turns off the Pch power MOS FET since the current limit detection until one clock of the oscillator ends. The Pch power MOS FET is turned on in the next clock and the current limit circuit resumes current detection operation. If the value of the current that flows in the Pch power MOS FET remains the current limit detection value or more, the current limit circuit functions again and the same operation is repeated. Once the value of the current that flows in the Pch power MOS FET is lowered up to the specified value, the normal operation status restores. A slight overshoot is generated in the output voltage when the current limit is released.

The current limit detection value is fixed to 1 A (typ.) in the IC. If the time taken for the current limit to be detected is shorter than the time required for the current limit circuit in the IC to detect, the current value that is actually limited increases. Generally, the voltage difference between the VIN and VOUT pins is large, the current limit detection status is reached faster and the current value increases.

5. 100% duty cycle

The S-8550 Series operates up to the maximum duty cycle at 100%. Even when the input voltage is lowered up to the output voltage value set using the external output voltage setting resistor, the Pch power MOS FET is kept on and current can be supplied to the load. The output voltage at this time is the input voltage from which the voltage drop due to the direct resistance of the inductor and the on-resistance of the Pch power MOS FET are subtracted.

6. UVLO function

The S-8550 Series includes a UVLO (under-voltage lockout) circuit to prevent the IC from malfunctioning due to a transient status when power is applied or a momentary drop of the supply voltage. When UVLO is in the detection state, the Pch and Nch power MOS FETs stop switching operation, and the CONT pin become Hi-Z. Once the S-8550 Series is in the UVLO detection status, the soft-start function is reset, but the soft-start operates by the releasing operation of UVLO after that.

Note that the other internal circuits operate normally and that the status is different from the power-off status. The hysteresis width is set for the UVLO circuit to prevent a malfunction due to a noise that is generated in the input voltage. A voltage about 150 mV (typ.) higher than the UVLO detection voltage is the release voltage.

■ Operation Principle

The S-8550 Series is a step-down synchronous rectification switching regulator based on constant PWM control. **Figure 9** shows the basic circuit diagram.

A step-down switching regulator starts current supply by the input voltage (V_{IN}) when the Pch power MOS FET is turned on and holds energy in the inductor at the same time. When the Pch power MOS FET is turned off, the current held in the inductor is released. The released current flows in the smoothing circuit, with the energy loss held minimum, supplies the output voltage (V_{OUT}) lower than V_{IN} . V_{OUT} is kept constant by controlling the switching frequency (f_{OSC}) and ON time (f_{OSC}). With the PWM control method, f_{OUT} is made constant by controlling the ON time with f_{OSC} unchanged.




Figure 9 Basic Circuit Drawing of Step-down Switching Regulator

1. Continuous mode

The following explains how the current flows to the inductor when the step-down operation is constant and stable.

When the Pch power MOS FET is turned on, current I_1 flows in the direction shown by the arrow in **Figure 9**, and energy is stored in the inductor (L). When the output capacitor (C_{OUT}) is charged, supply of the output current (I_{OUT}) is started at the same time. The inductor current (I_L) gradually increases in proportion to the ON time (t_{ON}) of the Pch power MOS FET as shown in **Figure 10** (changes from I_L min. to I_L max.). When the Pch power MOS FET is turned off, the Nch power MOS FET is turned on and I_L tries to hold I_L max. Consequently, current I_2 flows in the direction shown by the arrow in **Figure 9**. As a result, I_L gradually decreases and reaches I_L min. when the OFF time (t_{OFF}) has elapsed. When t_{OFF} has elapsed, the Nch power MOS FET is turned off and the next cycle is entered. The above sequence is repeated.

As explained in the above, the continuous mode refers to the operation in the current cycle in which I_L linearly changes from I_L min. to I_L max. Even if I_L min. is less than 0 A, I_L min. keeps flowing (backflow current flows).




Figure 10 Continuous Mode (Current Cycle of Inductor Current (IL))

2. Backflow current

The S-8550 Series performs PWM synchronous rectification even if I_L min. is less than 0 A, so a backflow current is generated in V_{IN} and the backflow current becomes maximum when no load is applied (Refer to **Figure 11**). Use the following equation to calculate the maximum backflow current value, which should be taken into consideration when designing.

```
\begin{aligned} \text{Duty (I}_{\text{OUT}} = 0) &= V_{\text{OUT}} \ / \ V_{\text{IN}} \\ &= \text{Example: V}_{\text{IN}} = 3.6 \ \text{V, V}_{\text{OUT}} = 1.8 \ \text{V ......} \ \text{Duty} = 50\% \\ \Delta I_L &= \Delta V \ / \ L \times t_{on} = (V_{\text{IN}} - V_{\text{OUT}}) \times \text{Duty} \ / \ (L \times f_{\text{OSC}}) \\ &= \text{Example: V}_{\text{IN}} = 3.6 \ \text{V, V}_{\text{OUT}} = 1.8 \ \text{V, f}_{\text{OSC}} = 1.2 \ \text{MHz, L} = 3.3 \ \mu\text{H} \ ...... \ \Delta I_L = 227 \ \text{mA} \\ I_L \ \text{max.} = \Delta I_L \ / \ 2 = 113.5 \ \text{mA}, \ I_L \ \text{min.} = -\Delta I_L \ / \ 2 = -113.5 \ \text{mA} \end{aligned}
```

The current value waveform of the inductor is a triangular wave, of which the maximum value is I_L max. and the minimum value is I_L min. (negative value), and the negative value (the portion marked by diagonal lines in **Figure 11**) backflows when no load is applied (Refer to **Figure 11**).

If about 113.5 mA of I_{OUT} flows in the above conditions, the minimum value (I_L min.) of the triangular wave is made 0 mA and no backflow current flows.

When an input capacitor (C_{IN}) is connected, the backflow current is absorbed by C_{IN} , thus reducing the backflow current to flow in the power supply. Be sure to connect an input capacitor to reduce backflow current to the power supply (Refer to **Figure 12**).

The above presents the conditions required to prevent backflow current from flowing, which is only a guideline. Perform sufficient confirmation using an actual application.




Figure 11 Example of Conditions to Prevent Backflow Current from Flowing




Figure 12 Backflow Current

■ External Parts Selection

1. Inductor

The inductance (L value) has a strong influence on the maximum output current (I_{OUT}) and efficiency (η).

The peak current (I_{PK}) increases by decreasing L and the stability of the circuit improves and I_{OUT} increases. If L is decreased further, the current drive capability of the external transistor is insufficient and I_{OUT} decreases.

If the L value is increased, the loss due to I_{PK} of the power MOS FET decreases and the efficiency becomes maximum at a certain L value. Further increasing L decreases the efficiency due to the increased loss of the DC resistance of the inductor.

The recommended L value for the S-8550 Series is 3.3 μH .

When selecting an inductor, note the allowable current of the inductor. If a current exceeding this allowable current flows through the inductor, magnetic saturation occurs, substantially lowering the efficiency.

Therefore, select an inductor so that I_{PK} does not exceed the allowable current. I_{PK} is expressed by the following equations in the discontinuous mode and continuous mode.

$$I_{PK} = I_{OUT} + \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{2 \times f_{OSC} \times L \times V_{IN}}$$

f_{OSC} = Oscillation frequency

Table 7 Typical Inductors

Manufacturer	Part Number	L Value	DC Resistance	Rated Current	Dimensions $(L \times W \times H)$ [mm]
T.: . V. I O III	NR4018T3R3M	3.3 μΗ	0.07 Ω max.	1.23 A max.	$4.0\times4.0\times1.8$
Taiyo Yuden Co., Ltd.	NR3012T3R3M	3.3 μΗ	0.1 Ω max.	0.91 A max.	$3.0\times3.0\times1.2$
Ownide Companytion	CDRH3D16/HP-3R3	3.3 μΗ	$0.085~\Omega$ max.	1.40 A max.	4.0 × 4.0 × 1.8
Sumida Corporation	CDRH2D11/HP-3R3	3.3 μΗ	$0.173~\Omega$ max.	0.9 A max.	$3.2\times3.2\times1.2$
TDK Or manufica	VLF4012AT-3R3M	3.3 μΗ	0.12 Ω max.	1.3 A max.	$3.7\times3.5\times1.2$
TDK Corporation	VLF3010AT-3R3M	3.3 μΗ	0.17 Ω max.	0.87 A max.	$2.6\times2.8\times1.0$
FDK Corporation	MIP3226D3R3M	3.3 μΗ	$0.104~\Omega$ max.	1.2 A max.	$3.2\times2.6\times1.0$
	MIPS2520D3R3M	3.3 μΗ	0.156 Ω max.	1.0 A max.	2.5 × 2.0 × 1.0

2. Capacitors (C_{IN}, C_{OUT})

A ceramic capacitor can be used for the input (C_{IN}) and output (C_{OUT}) sides. C_{IN} lowers the power supply impedance and averages the input current to improve efficiency. Select C_{IN} according to the impedance of the power supply to be used. The recommended capacitance is 4.7 μ F for the S-8550 Series when a general lithium ion rechargeable battery is used.

Select as C_{OUT} a capacitor with large capacitance and small ESR for smoothing the ripple voltage. The optimum capacitor selection depends on the L value, capacitance value, wiring, and application (output load). Select C_{OUT} after sufficient evaluation under actual use conditions.

3. Output voltage setting resistors (R_{FB1}, R_{FB2}), capacitor for phase compensation (C_{FB})

With the S-8550 Series, V_{OUT} can be set to any value by external divider resistors. Connect the divider resistors across the VOUT and VSS pins. Because $V_{FB} = 0.6 \text{ V typ.}$, V_{OUT} can be calculated by this equation.

$$V_{OUT} = \frac{(R_{FB1} + R_{FB2})}{R_{FB2}} \times 0.6$$

Connect divider resistors R_{FB1} and R_{FB2} as close to the IC to minimize effects from of noise. If noise does have an effect, adjust the values of R_{FB1} and R_{FB2} so that $R_{FB1} + R_{FB2} < 100 \text{ k}\Omega$.

C_{FB} connected in parallel with R_{FB1} is a capacitor for phase compensation.

By setting the zero point (the phase feedback) by adding capacitor C_{FB} to output voltage setting resistor R_{FB1} in parallel, the feedback loop gains the phase margin. As a result, the stability can be obtained. In principle, to use the portion how much the phase has feed back by the zero point effectively, define C_{FB} referring to the following equation.

$$C_{FB} \cong \ \frac{1}{2 \times \pi \times R_{FB1} \times 70 \ kHz}$$

This equation is the reference.

The followings are explanation regarding the proper setting.

To use the portion how much the phase has feed back by the zero point effectively, set R_{FB1} and C_{FB} so that the zero point goes into the higher frequency than the pole frequency of L and C_{OUT} . The following equations are the pole frequency of L and C_{OUT} and the zero point frequency by C_{FB} and R_{FB1} .

$$f_{pole} \cong \frac{1}{2 \times \pi \times \sqrt{L \times C_{OUT}}}$$

$$f_{zero} \cong \frac{1}{2 \times \pi \times Rer_1 \times Cer}$$

The transient response can be improved by setting the zero point frequency in the range of lower frequency. However, since the gain becomes higher in the range of high frequency, the total phase of feedback loop delays 180° or more by setting the zero point frequency in the significantly lower range. As a result, the gain cannot be 0 dB or lower in the frequency range thus the operation might be unstable. Determine the proper value after the sufficient evaluation under the actual condition.

The typical constants by our evaluation are in **Table 8**.


Table 8 Constant for External Parts

V _{OUT} (s) [V]	R_{FB1} [k Ω]	R_{FB2} [k Ω]	C _{FB} [pF]	L [μH] ^{*1}	С _{оυт} [μF] ^{*1}
1.1	36	43	56	3.3	10
1.8	36	18	68	3.3	10
3.3	36	8	120	3.3	10
4.0	51	9	100	3.3	10

^{*1.} The recommended parts in Table 5


■ Standard Circuits

1. SOT-23-5



*1. Parasitic diode

Figure 13



*1. Parasitic diode

Figure 14

Caution The above connection diagram and constant will not guarantee successful operation. Perform thorough evaluation using an actual application to set the constants.


STEP-DOWN, BUILT-IN FET, SYNCHRONOUS RECTIFICATION, PWM CONTROL SWITCHING REGULATORS Rev.5.0_02 S-8550 Series


■ Precaution


- Mount external capacitors, diodes, and inductors as close as possible to the IC, and make a one-point grounding.
- Characteristics ripple voltage and spike noise occur in IC containing switching regulators. Moreover rush current
 flows at the time of a power supply injection. Because these largely depend on the inductor, the capacitor and
 impedance of power supply used, fully check them using an actually mounted model.
- The 1.0 µF capacitance connected between the VIN and VSS pins is a bypass capacitor. It stabilizes the power supply in the IC when application is used with a heavy load, and thus effectively works for stable switching regulator operation. Allocate the bypass capacitor as close to the IC as possible, prioritized over other parts.
- Although the IC contains a static electricity protection circuit, static electricity or voltage that exceeds the limit of the protection circuit should not be applied.
- The power dissipation of the IC greatly varies depending on the size and material of the board to be connected. Perform sufficient evaluation using an actual application before designing.
- ABLIC Inc. assumes no responsibility for the way in which this IC is used on products created using this IC or for
 the specifications of that product, nor does ABLIC Inc. assume any responsibility for any infringement of patents or
 copyrights by products that include this IC either in Japan or in other countries.


■ Characteristics (Typical Data)

1. Example of Major Power Supply Dependence Characteristics (Ta = +25°C)













1. 2 Current consumption during shutdown (I_{SSS}) vs. Input voltage (V_{IN})














1. 6 Power MOS FET leakage current (I_{LSW}) vs. Input voltage (V_{IN})




1. 7 ON/OFF pin input voltage "H" (V_{SH}) vs. Input voltage (V_{IN})



1. 8 ON/OFF pin input voltage"L" (V_{SL}) vs. Input voltage (V_{IN})




1. 9 FB voltage (V_{FB}) vs. Input voltage (V_{IN})




2. Example of Major Temperature Characteristics ($Ta = -40 \text{ to } +85^{\circ}\text{C}$)


2. 1 Current consumption 1 (I_{SS1}) vs. Temperature (Ta)




2. 2 Current consumption during shutdown (I_{SSS}) vs. Temperature (Ta)




2. 3 Oscillation frequency (fosc) vs. Temperature (Ta)




2. 4 Soft-start time (tss) vs. Temperature (Ta)





2. 5 Power MOS FET on-resistance (R_{FET}) vs. Temperature (Ta)





2. 6 Power MOS FET leakage current (I_{LSW}) vs. Temperature (Ta)












3. Examples of Transient Response Characteristics


(Unless otherwise specified, the used parts are ones shown in ■ External Parts When Measuring Electrical Characteristics.)

⊴


⊴


3. 1 Powering ON ($V_{OUT} = 1.8 \text{ V}$, $V_{IN} = 0 \text{ V} \rightarrow 3.6 \text{ V}$, $Ta = +25^{\circ}\text{C}$)







3. 2 Shutdown pin response (V_{OUT} = 1.8 V, V_{IN} = 3.6 V, V_{ON/OFF} = 0 V \rightarrow 3.6 V, Ta = +25°C)







3. 3 Power supply fluctuations ($V_{OUT} = 1.8 \text{ V}$, $Ta = +25^{\circ}\text{C}$)





3. 4 Load fluctuations ($V_{OUT} = 1.8 \text{ V}$, $V_{IN} = 3.6 \text{ V}$, $Ta = +25^{\circ}\text{C}$)





■ Reference Data

1. Reference data for external parts


Table 9 Properties of External Parts


Element Name	Product Name	Manufacture	Characteristics
Inductor	NR4018T3R3M	Taiyo Yuden Co., Ltd	3.3 μH, DCR _{MAX} = 0.07 Ω , I _{MAX} = 1.23 A
Input capacitor	C3216X7R1E475K	TDK Corporation	4.7 μF
Output capacitor	C3216X7R1C106K	TDK Corporation	10 μF

Caution The values of the external parts are based on the materials provided by each manufacturer. However, consider the characteristics of the original materials when using the above products.


2. Output current (I_{OUT}) vs. Efficiency (η) Characteristics and Output current (I_{OUT}) vs. Output voltage (V_{OUT}) Characteristics

2. 1 $V_{OUT} = 1.1 \text{ V } (R_{FB1} = 36 \text{ k}\Omega, R_{FB2} = 43 \text{ k}\Omega)$






(2) Output current (I_{OUT}) vs. Output voltage (V_{OUT})




2. 2 $V_{OUT} = 1.8 \text{ V } (R_{FB1} = 36 \text{ k}\Omega, R_{FB2} = 18 \text{ k}\Omega)$


(1) Output current (I_{OUT}) vs. Efficiency (η)




(2) Output current (I_{OUT}) vs. Output voltage (V_{OUT})




- 2. 3 $V_{OUT} = 3.3 \text{ V } (R_{FB1} = 36 \text{ k}\Omega, R_{FB2} = 8 \text{ k}\Omega)$
 - (1) Output current (I_{OUT}) vs. Efficiency (η)




(2) Output current (I_{OUT}) vs. Output voltage (V_{OUT})




- 2. 4 $V_{OUT} = 4.0 \text{ V } (R_{FB1} = 51 \text{ k}\Omega, R_{FB2} = 9 \text{ k}\Omega)$
 - (1) Output current (I_{OUT}) vs. Efficiency (η)




(2) Output current (I_{OUT}) vs. Output voltage (V_{OUT})





- 3. Output current (I_{OUT}) vs. Ripple voltage (V_r) Characteristics
- 3. 1 $V_{OUT} = 1.1 \text{ V } (R_{FB1} = 36 \text{ k}\Omega, R_{FB2} = 43 \text{ k}\Omega)$







3. 2 $V_{OUT}=1.8~V~(R_{FB1}=36~k\Omega,~R_{FB2}=18~k\Omega)$






3. 3 $V_{OUT} = 3.3 \text{ V } (R_{FB1} = 36 \text{ k}\Omega, R_{FB2} = 8 \text{ k}\Omega)$





3. 4 $V_{OUT} = 4.0 \text{ V } (R_{FB1} = 51 \text{ k}\Omega, R_{FB2} = 9 \text{ k}\Omega)$



■ Marking Specifications

1. SOT-23-5

Top view

5 4

(1) (2) (3) (4)

1 2 3

(1) to (3): Product code (Refer to **Product name vs. Product code.**)

(4): Lot number


Product name vs. Product code

	Product Code			
Product Name	(1)	(2)	(3)	
S-8550AA-M5T1x	R	5	A	

Remark 1. x: G or U

2. Please select products of environmental code = U for Sn 100%, halogen-free products.

2. SNT-8A




(1): Blank


(2) to (4): Product code (Refer to **Product name vs. Product code**)


(5), (6): Blank (7) to (11): Lot number

Product name vs. Product code

Product name	Product code			
Product name	(2)	(3)	(4)	
S-8550AA-I8T1U	R	5	Α	









No. MP005-A-P-SD-1.3


TITLE	SOT235-A-PKG Dimensions
No.	MP005-A-P-SD-1.3
ANGLE	\$ =
UNIT	mm
ABLIC Inc.	




TITLE	SOT235-A-Carrier Tape	
No.	MP005-A-C-SD-2.1	
ANGLE		
UNIT	mm	
ABLIC Inc.		




TITLE	SOT235-A-Reel		
No.	MP005-A-R-SD-1.1		
ANGLE		QTY.	3,000
UNIT	mm		
ABLIC Inc.			






No. PH008-A-P-SD-2.1


TITLE	SNT-8A-A-PKG Dimensions
No.	PH008-A-P-SD-2.1
ANGLE	Φ
UNIT	mm
ABLIC Inc.	






No. PH008-A-C-SD-2.0

TITLE	SNT-8A-A-Carrier Tape	
No.	PH008-A-C-SD-2.0	
ANGLE		
UNIT	mm	
ABLIC Inc.		



No. PH008-A-R-SD-1.0

TITLE	SNT-	8A-A-Re	el
No.	PH008-A-R-SD-1.0		
ANGLE		QTY.	5,000
UNIT	mm		
ABLIC Inc.			



- %1. ランドパターンの幅に注意してください (0.25 mm min. / 0.30 mm typ.)。 %2. パッケージ中央にランドパターンを広げないでください (1.96 mm \sim 2.06 mm)。
- 注意 1. パッケージのモールド樹脂下にシルク印刷やハンダ印刷などしないでください。
 - 2. パッケージ下の配線上のソルダーレジストなどの厚みをランドパターン表面から0.03 mm 以下にしてください。
 - 3. マスク開口サイズと開口位置はランドパターンと合わせてください。
 - 4. 詳細は "SNTパッケージ活用の手引き"を参照してください。
- X1. Pay attention to the land pattern width (0.25 mm min. / 0.30 mm typ.).
- X2. Do not widen the land pattern to the center of the package (1.96 mm to 2.06mm).
- Caution 1. Do not do silkscreen printing and solder printing under the mold resin of the package.
 - 2. The thickness of the solder resist on the wire pattern under the package should be 0.03 mm or less from the land pattern surface.
 - 3. Match the mask aperture size and aperture position with the land pattern.
 - 4. Refer to "SNT Package User's Guide" for details.
- ※1. 请注意焊盘模式的宽度 (0.25 mm min. / 0.30 mm typ.)。
- ※2. 请勿向封装中间扩展焊盘模式 (1.96 mm~2.06 mm)。
- 注意 1. 请勿在树脂型封装的下面印刷丝网、焊锡。
 - 2. 在封装下、布线上的阻焊膜厚度 (从焊盘模式表面起) 请控制在 0.03 mm 以下。
 - 3. 钢网的开口尺寸和开口位置请与焊盘模式对齐。
 - 4. 详细内容请参阅 "SNT 封装的应用指南"。

No. PH008-A-L-SD-4.1

TITLE	SNT-8A-A -Land Recommendation
No.	PH008-A-L-SD-4.1
ANGLE	
UNIT	mm
ABLIC Inc.	

Disclaimers (Handling Precautions)

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
 - ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
- 4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
 - ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
- 5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
 - Prior consultation with our sales office is required when considering the above uses.
 - ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
 - The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
 - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc.

 The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

2.0-2018.01

