

4-Mbit (256K × 16) Static RAM

Features

■ Very high speed: 45 ns ■ Temperature ranges □ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.20 V to 3.60 V ■ Pin compatible with CY62147DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 7 μA (Industrial)

■ Ultra low active power

□ Typical active current: 2 mA at f = 1 MHz

■ Easy memory expansion with $\overline{CE}^{[1]}$ and \overline{OE} features

■ Automatic power-down when deselected

■ Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Available in Pb-free 48-ball very fine ball grid array (VFBGA) (single/dual CE option) and 44-pin thin small outline package (TSOP) II packages

■ Byte power-down feature

Functional Description

The CY62147EV30 is a high performance CMOS static RAM (SRAM) organized as 256K words by 16 bits. This device features advanced circuit design to provide ultra low active current. It is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH or both BLE and BHE are HIGH). The input and output pins $(I/O_0 \text{ through } I/O_{15})$ are placed in a high impedance state when:


- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- Both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

To write to the device, take Chip Enable (\overline{CE}) and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A_0 through A_{17}). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins $(A_0 \text{ through } A_{17}).$

To read from the device, take Chip Enable (\overline{CE}) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low enable (BLE) is LOW, then data from the memory location specified by the address pins appear on I/O₀ to I/O₇. If Byte High enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05440 Rev. *R

BGA packaged devi<u>ce is</u> offered in single CE and dual CE options. In this data sheet, for a dual CE device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ such that when $\overline{\text{CE}}_1$ is LOW and $\overline{\text{CE}}_2$ is HIGH, $\overline{\text{CE}}$ is LOW. For all other cases $\overline{\text{CE}}$ is HIGH.



Contents

Product Portfolio	3
Pin Configurations	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Load and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	12
Ordering Code Definitions	12
Package Diagrams	
Acronyms	
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC®Solutions	18
Cypress Developer Community	18
Technical Support	



Product Portfolio

									Power Di	ssipation		
Product	Range	V _{CC} Range (V)		CC Range (V) Speed (ns) Operating I _{CC} (mA) Standby I		Operating I _{CC} (mA)		I (πΔ)				
					(- /	f = 1 MHz f = f _{max}		max	Standby I _{SB2} (μA)			
		Min	Typ [2]	Max		Typ ^[2]	Max	Typ [2]	Max	Typ [2]	Max	
CY62147EV30LL	Industrial	2.2	3.0	3.6	45	2	2.5	15	20	1	7	

Pin Configurations

Figure 1. 48-ball VFBGA pinout (Single Chip Enable) [3, 4]




Figure 2. 48-ball VFBGA pinout (Dual Chip Enable) [3, 4]





Figure 3. 44-pin TSOP II pinout [3]



- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
- 3. NC pins are not connected on the die.
- 4. Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb, and 32 Mb, respectively.



Maximum Ratings

Exceeding the maximum ratings may impair the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to + 150 °C

Ambient temperature

Supply voltage to ground potential-0.3 V to + 3.9 V (V_{CC(max)} + 0.3 V)

DC voltage applied to outputs in High Z state $^{[5,\,6]}$ -0.3 V to 3.9 V (V_{CC(max)} + 0.3 V)

DC input voltage $^{[5,\;6]}$ 0.3 V to 3.9 V (V_CC(max $^{\circ}$	() + 0.3 V)
Output current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

Operating Range

Device			V _{CC} [7]	
CY62147EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

Electrical Characteristics

Over the Operating Range

D	D	T		45	11!4		
Parameter	Description	lest Condit	Test Conditions			Max	Unit
V _{OH}	Output HIGH voltage	I _{OH} = -0.1 mA		2.0	_	_	V
		$I_{OH} = -1.0 \text{ mA}, V_{CC} \ge 2.$	70 V	2.4	-	_	V
V _{OL}	Output LOW voltage	I _{OL} = 0.1 mA		-	-	0.4	V
		I_{OL} = 2.1 mA, V_{CC} = 2.70) V	-	-	0.4	V
V _{IH}	Input HIGH voltage	V _{CC} = 2.2 V to 2.7 V		1.8	-	V _{CC} + 0.3	V
		V _{CC} = 2.7 V to 3.6 V		2.2	-	V _{CC} + 0.3	V
V _{IL}	Input LOW voltage	V _{CC} = 2.2 V to 2.7 V	V _{CC} = 2.2 V to 2.7 V		-	0.6	V
		V _{CC} = 2.7 V to 3.6 V		-0.3	-	0.8	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	-	+1	μΑ
I _{OZ}	Output leakage current	$GND \le V_O \le V_{CC}$, output	disabled	-1	-	+1	μΑ
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC(max)}$	-	15	20	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	2	2.5	
I _{SB1} ^[9]	Automatic CE power-down current – CMOS inputs	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		-	1	7	μА
I _{SB2} ^[9]	Automatic CE power-down current – CMOS inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}}$ $\text{f} = 0, \text{V}_{\text{CC}} = 3.60 \text{ V}$	≤ 0.2 V,	-	1	7	μА

- Notes
 5. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 6. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 7. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V_{CC(min)} and 200 μs wait time after V_{CC} stabilization.
 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 9. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.



Capacitance


Parameter [10]	Description	Test Conditions		Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [10]	Description	Test Conditions	48-ballVFBGA Package	44-pin TSOP II Package	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	42.10	55.52	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		23.45	16.03	°C/W

AC Test Load and Waveforms

Figure 4. AC Test Load and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

Note

^{10.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Min	Typ [11]	Max	Unit
V_{DR}	V _{CC} for data retention		1.5	-	_	V
I _{CCDR} ^[12]	Data retention current	$V_{CC} = 1.5 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	_	0.8	7	μА
t _{CDR} [13]	Chip deselect to data retention time		0	_	_	ns
t _R ^[14]	Operation recovery time		45	_	_	ns

Data Retention Waveform

Figure 5. Data Retention Waveform [15, 16]



- 11. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.

 12. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 13. Tested initially and after any design or process changes that may affect these parameters.
- 13. Fested initially and after any design of process changes that may after these parameters.
 14. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 µs or stable at V_{CC(min)} ≥ 100 µs.
 15. BGA packaged device is offered in single CE and dual CE options. In this data sheet for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.
 16. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Over the Operating Range

Parameter [17, 18]	Post define	45 ns (Ir	dustrial)	
Parameter [17, 10]	Description	Min	Max	Unit
Read Cycle			•	
t _{RC}	Read cycle time	45	_	ns
t _{AA}	Address to data valid	-	45	ns
t _{OHA}	Data hold from address change	10	_	ns
t _{ACE}	CE LOW to data valid	-	45	ns
t _{DOE}	OE LOW to data valid	-	22	ns
t _{LZOE}	OE LOW to low Z [19]	5	_	ns
t _{HZOE}	OE HIGH to high Z [19, 20]	-	18	ns
t _{LZCE}	CE LOW to low Z [19]	10	_	ns
t _{HZCE}	CE HIGH to high Z [19, 20]	-	18	ns
t _{PU}	CE LOW to power-up	0	_	ns
t _{PD}	CE HIGH to power-down	-	45	ns
t _{DBE}	BLE/BHE LOW to data valid	-	45	ns
t _{LZBE}	BLE/BHE LOW to low Z [19, 21]	5	_	ns
t _{HZBE}	BLE/BHE HIGH to high Z [19, 20]	-	18	ns
Write Cycle [22, 23	3]			
t _{WC}	Write cycle time	45	_	ns
t _{SCE}	CE LOW to write end	35	_	ns
t _{AW}	Address setup to write end	35	_	ns
t _{HA}	Address hold from write end	0	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	WE pulse width	35	_	ns
t _{BW}	BLE/BHE LOW to write end	35	_	ns
t _{SD}	Data setup to write end	25	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	WE LOW to high Z [19, 20]	-	18	ns
t _{LZWE}	WE HIGH to low Z [19]	10	_	ns

- 17. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of V_{CC(typ)}/2, input pulse levels of 0 to V_{CC(typ)}, and output loading of the specified I_{OL}/I_{OH} as shown in the Figure 4 on page 5.
 18. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
- production.

 19. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any device.

 20. t_{HZOE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

- 21. If both byte enables are toggled together, this value is 10 ns.
 22. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
 23. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsD and thzwe.



Switching Waveforms

Figure 6. Read Cycle No. 1 (Address Transition Controlled) [24, 25]





Figure 7. Read Cycle No. 2 (OE Controlled) [25, 26, 27]



^{24.} The device is continuously selected. \overline{OE} , $\overline{CE} = V_{|L}$, \overline{BHE} , \overline{BLE} , or both = $V_{|L}$. 25. \overline{WE} is HIGH for read cycle.

^{26.} BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.

27. Address valid before or similar to CE and BHE, BLE transition LOW.



Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [28, 29, 30, 31]





Figure 9. Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled) $^{[28,\ 29,\ 30,\ 31]}$



- 28. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, CE refers to the internal logical combination of CE₁ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.

 29. The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE, or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 30. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
 31. If \overline{CE} goes HIGH simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state.
 32. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[33,\ 34,\ 35]}$





Figure 11. Write Cycle No. 4 (BHE/BLE Controlled) [33, 34]



^{33.} BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, \(\overline{CE}\) refers to the internal logical combination of \(\overline{CE}\) and \(\overline{CE}\)2 such that when \(\overline{CE}\)2 is LOW and \(\overline{CE}\)2 is LOW. For all other cases \(\overline{CE}\) is HIGH.
34. If \(\overline{CE}\)2 goes HIGH simultaneously with \(\overline{WE}\) = V_{IH}, the output remains in a high impedance state.

^{35.} The minimum write cycle pulse width should be equal to the sum of tsD and tHZWE.

^{36.} During this period, the I/Os are in output state. Do not apply input signals.



Truth Table

CE [37, 38]	WE	OE	BHE	BLE	I/Os	Mode	Power
Н	Χ	Х	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
L	Χ	Χ	Н	Н	High Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); Write I/O ₀ –I/O ₇ in High Z		Active (I _{CC})

Notes

37. BGA packaged device is offered in single CE and dual CE options. In this data sheet, for a dual CE device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and CE₂ such that when CE₁ is LOW and CE₂ is HIGH, CE is LOW. For all other cases CE is HIGH.

38. For the Dual Chip Enable device, $\overline{\text{CE}}$ refers to the internal logical combination of $\overline{\text{CE}}_1$ and CE₂ such that when $\overline{\text{CE}}_1$ is LOW and CE₂ is HIGH, $\overline{\text{CE}}$ is LOW. For all other cases CE is HIGH. Intermediate voltage levels are not permitted on any of the Chip Enable pins (CE for the Single Chip Enable device; CE₁ and CE₂ for the Dual Chip Enable device).




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62147EV30LL-45BVI	51-85150	48-ball VFBGA [39]	Industrial
	CY62147EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free) [39]	
	CY62147EV30LL-45B2XI	51-85150	48-ball VFBGA (Pb-free) [40]	
	CY62147EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions



Notes


40. This BGA package is offered with dual chip enable.

^{39.} This BGA package is offered with single chip enable.



Package Diagrams

Figure 12. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:


PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)

Figure 13. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
ns	nanosecond		
Ω	ohm		
pF	picofarad		
V	volt		
W	watt		



Document History Page

Document Title: CY62147EV30 MoBL [®] , 4-Mbit (256K × 16) Static RAM Document Number: 38-05440				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	201861	AJU	01/13/04	New data sheet.
*A	247009	SYT	See ECN	Changed status from Advanced Information to Preliminary Moved Product Portfolio to Page 2 Changed Vcc stabilization time in footnote #8 from 100 μs to 200 μs Removed Footnote #15(t $_{LZBE}$) from Previous Revision Changed I $_{CCDR}$ from 2.0 μA to 2.5 μA Changed typo in Data Retention Characteristics(t $_R$) from 100 μs to t $_{RC}$ ns Changed t $_{OHA}$ from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t $_{HZOE}$, t $_{HZBE}$, t $_{HZWE}$ from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t $_{SCE}$ and t $_{BW}$ from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t $_{HZCE}$ from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 ns Speed Bin Changed t $_{SD}$ from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t $_{DDE}$ from 15 to 18 ns for 35 ns Speed Bin Changed t $_{DOE}$ from 15 to 18 ns for 35 ns Speed Bin Changed to 15 ns for 15 ns Speed Bin Changed Ordering Information to include Pb-Free Packages
*B	414807	ZSD	See ECN	Changed status from Preliminary to Final Changed the address of Cypress Semiconductor Corporation on Page #1 from "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin, "L" version of CY62147EV30 Changed ball E3 from DNU to NC. Removed redundant foot note on DNU. Changed I_{CC} (Max) value from 2 mA to 2.5 mA and I_{CC} (Typ) value from 1.5 m to 2 mA at f = 1 MHz Changed I_{CC} (Typ) value from 12 mA to 15 mA at f = f_{max} Changed I_{SB1} and I_{SB2} Typ values from 0.7 μ A to 1 μ A and Max values from 2.5 μ A to 7 μ A. Changed I_{CCDR} from 2.5 μ A to 7 μ A. Added I_{CCDR} typical value. Changed AC test load capacitance from 50 pF to 30 pF on Page #4, changed I_{LZOE} from 3 ns to 5 ns, changed I_{LZCE} , I_{LZBE} and I_{LZWE} from 6 ns to 10 ns. changed I_{HZCE} from 22 ns to 18 ns, changed I_{PWE} from 30 ns to 35 ns and changed I_{SD} from 22 ns to 25 ns. Updated the package diagram 48-pin VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	464503	NXR	See ECN	Included Automotive Range in product offering Updated Ordering Information.
*D	925501	VKN	See ECN	Added Preliminary Automotive-A information Added footnote #9 related to I _{SB2} and I _{CCDR} Added footnote #14 related AC timing parameters
*E	1045701	VKN	See ECN	Converted Automotive-A and Automotive -E specs from preliminary to final
*F	2577505	VKN / PYRS	10/03/08	Added -45B2XI part (Dual CE option)
*G	2681901	VKN / PYRS	04/01/09	Added CY62147EV30LL-45ZSXA in the ordering information table
*H	2886488	AJU	03/02/2010	Added Contents. Added Note 38. Updated Package Diagrams. Updated links in Sales, Solutions, and Legal Information.

Document Number: 38-05440 Rev. *R



Document History Page (continued)

Added Note 21 and referred the same note in the description of t _{LZBE} parameter. *L 3456837 TAVA 12/06/2011 Updated Package Diagrams. Updated to new template. *M 3724736 JISH 08/23/2012 Fixed typo errors and minor clean-up. *N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 - Changed revision from *G to *H. spec 51-85087 - Changed revision from *D to *E. Updated to new template. Completing Sunset Review. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added "For a complete list of related documentation, click here." at the eUpdated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ_{JA} and Θ_{JC} parameters. Updated to new template. Completing Sunset Review.	Document Title: CY62147EV30 MoBL [®] , 4-Mbit (256K × 16) Static RAM Document Number: 38-05440				
**J 3123973 RAME 01/31/2011 Separated Industrial and Auto parts from this datasheet Removed Automotive info Added Acronyms and Units of Measure. **K 3296744 RAME 08/09/2011 Updated Functional Description (Removed reference to AN1064 SRAM system guidelines). Added I _{SB} to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristic Added Note 21 and referred the same note in the description of t _{LZBE} parameter. **L 3456837 TAVA 12/06/2011 Updated Package Diagrams. Updated to new template. **M 3724736 JISH 08/23/2012 Fixed typo errors and minor clean-up. **N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 - Changed revision from *G to *H. spec 51-85150 - Changed revision from *D to *E. Updated to new template. Completing Sunset Review. **O 4576526 VINI 11/21/2014 Updated Functional Description: Added *For a complete list of related documentation, click here." at the eUpdated Switching Waveforms: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Updated Caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. **Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ_{1A} and Θ_{3C} parameters. Updated to new template. Completing Sunset Review.	Revision	ECN			Description of Change
Removed Automotive info Added Acronyms and Units of Measure. *K 3296744 RAME 08/09/2011 Updated Functional Description (Removed reference to AN1064 SRAM system guidelines). Added I _{SB1} to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristic Added Note 21 and referred the same note in the description of t _{LZBE} parameter. *L 3456837 TAVA 12/06/2011 Updated Package Diagrams. Updated to new template. *M 3724736 JISH 08/23/2012 Fixed typo errors and minor clean-up. *N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 — Changed revision from *G to *H. spec 51-85087 — Changed revision from *D to *E. Updated Note 18. Updated Package Diagrams: spec 51-85150 — Changed revision from *D to *E. Updated to new template. Completing Sunset Review. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added "For a complete list of related documentation, click here." at the eUpdated Switching Waveforms: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated caption of Figure 11 (Removed "OE LOW"). Updated all values of Θ _{JA} and Θ _{JC} parameters. Updated to new template. Completing Sunset Review.	*	3109050	PRAS	12/13/2010	
system guidelines). Added l _{SB1} to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristic Added Note 21 and referred the same note in the description of t _{LZBE} parameter. *L 3456837 TAVA 12/06/2011 Updated Package Diagrams. Updated to new template. *M 3724736 JISH 08/23/2012 Fixed typo errors and minor clean-up. *N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Anote 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added *For a complete list of related documentation, click here." at the euglated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 23 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated to rew template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated to new template. Completing Sunset Review.	*J	3123973	RAME	01/31/2011	Removed Automotive info
*M 3724736 JISH 08/23/2012 Fixed typo errors and minor clean-up. *N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 − Changed revision from *G to *H. spec 51-85150 − Changed revision from *D to *E. Updated to new template. Completing Sunset Review. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added "For a complete list of related documentation, click here." at the elevated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated in values of Θ _{JA} and Θ _{JC} parameters. Updated to new template. Completing Sunset Review.	*K	3296744	RAME	08/09/2011	system guidelines). Added I_{SB1} to footnote 9 and 12. Notes 17 and 18 moved to parameter section of Switching Characteristics. Added Note 21 and referred the same note in the description of I_{LZBE}
*N 4102445 VINI 08/22/2013 Updated Switching Characteristics: Updated Note 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added "For a complete list of related documentation, click here." at the eUpdated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ_{JA} and Θ_{JC} parameters. Updated to new template. Completing Sunset Review.	*L	3456837	TAVA	12/06/2011	
Updated Note 18. Updated Package Diagrams: spec 51-85150 − Changed revision from *G to *H. spec 51-85087 − Changed revision from *D to *E. Updated to new template. Completing Sunset Review. *O 4576526 VINI 11/21/2014 Updated Functional Description: Added *For a complete list of related documentation, click here." at the e Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ _{JA} and Θ _{JC} parameters. Updated to new template. Completing Sunset Review.	*M	3724736	JISH	08/23/2012	Fixed typo errors and minor clean-up.
Added "For a complete list of related documentation, click here." at the e Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 35 and referred the same note in Figure 10. *P 4918858 VINI 09/14/2015 Updated Switching Waveforms: Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ_{JA} and Θ_{JC} parameters. Updated to new template. Completing Sunset Review.	*N	4102445	VINI	08/22/2013	Updated Note 18. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.
Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template. Completing Sunset Review. *Q 5445135 VINI 09/22/2016 Updated Thermal Resistance: Updated all values of Θ _{JA} and Θ _{JC} parameters. Updated to new template. Completing Sunset Review.	*O	4576526	VINI	11/21/2014	Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 23 and referred the same note in "Write Cycle". Updated Switching Waveforms:
$\begin{array}{c} \text{Updated all values of }\Theta_{JA} \text{ and }\Theta_{JC} \text{ parameters.} \\ \text{Updated to new template.} \\ \text{Completing Sunset Review.} \end{array}$	*P	4918858	VINI	09/14/2015	Updated caption of Figure 11 (Removed "OE LOW"). Updated to new template.
*P 5084537 AESATMP9 12/05/2017 Undated logo and convigint	*Q	5445135	VINI	09/22/2016	Updated all values of Θ_{JA} and Θ_{JC} parameters. Updated to new template.
TO 1 330+337 ALCATIVIL & 1 12/03/2017 Optialed logo and copyright.	*R	5984537	AESATMP9	12/05/2017	Updated logo and copyright.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

Cypress.com/iot

Memory cypress.com/memory
Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress parally grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.