

# **Boomer**® Audio Power Amplifier Series

## **Stereo Class D Spatial Array**

### **General Description**

The LM48903 is a stereo Class D amplifier that utilizes TI's proprietary spatial sound processor to create an enhanced sound stage for portable multimedia devices. The Class D output stages feature National's edge rate control (ERC) PWM architecture that significantly reduces RF emissions while preserving audio quality and efficiency.

The LM48903's flexible I<sup>2</sup>S interface is compatible with standard serial audio interfaces. A stereo differential-input ADC gives the device the ability to process analog stereo audio signals.

The LM48903 is configured through an I²C compatible interface and is capable of delivering 1.7W/channel of continuous output power into an  $8\Omega$  load with less than 10% THD+N.

Output short circuit and thermal overload protection prevent the device from being damaged during fault conditions. Click and pop suppression eliminates audible transients on powerup/down and during shutdown. The LM48903 is available in space saving micro SMD package.

### **Key Specifications**

■ PSRR at 217Hz

SNR (A-Weighted)	90dBA (typ)

■ Output Power/channel, PV<sub>DD</sub> = 5V

$R_L = 8\Omega$ , THD+N $\leq 1\%$	1.3W (typ)
THD+N	0.08% (typ)
Efficiency/Channel	91% (typ)

#### **Features**

- Spatial Sound Processing
- I2S Input
- Stereo, Analog, Differential-Input ADC
- Edge Rate Control
- Short Circuit and Thermal Overload Protection
- Minimum external components
- Click and Pop suppression
- Micro-power shutdown
- Available in space-saving micro SMD package

### **Applications**

- Smart Phones
- Portable Gaming
- Tablets

69dB (typ)

- Multimedia Devices
- MP3 Player Accessories

Boomer® is a registered trademark of National Semiconductor Corporation.

# **Typical Application**






FIGURE 1. Typical Audio Amplifier Application Circuit

## **Connection Diagrams**





Top View Order NumberLM48903TL See NS Package Number TLA30HHA

## **Ordering Information**

#### **Ordering Information Table**

Order Number	Package	Package Drawing Number	Transport Media	MSL Level	Green Status
LM48903TL	micro SMD	TLA30HHA	250 and 2500 units on tape and reel	1	RoHS & no Sb/Br

#### **TABLE 1. Bump Description**

BUMP	NAME	DESCRIPTION
A1	DGND	Digital Ground
A2	MCLK	Master Clock
A3	IOV <sub>DD</sub>	Digital Interface Power Supply
A4	SDA	I <sup>2</sup> C Serial Data Input
A5	SCL	I <sup>2</sup> C Clock Input
B1	$DV_DD$	Digital Power Supply
B2	SHDN	Active Low Shutdown. Connect to VDD for normal operation.
B3	SDIO	I <sup>2</sup> S Serial Data Input/Output
B4	WS	I <sup>2</sup> S Word Select Input
B5	SCLK	Serial Clock Input
C1	PLLV <sub>DD</sub>	PLL Power Supply
C2	GAIN0	Gain Setting Input 0
C3	GAIN1	Gain Setting Input 1
C4	MODE0	Spatial Mode Control Input 0
C5	MODE1	Spatial Mode Control Input 1
D1	AV <sub>DD2</sub>	ADC Analog Power Supply
D2	AGND2	ADC Analog Ground
D3	AGND1	Modulator Analog Ground
D4	OUT1-	Channel 1 Inverting Output. Connect to OUT2- in Parallel Mode
D5	OUT1+	Channel 1 Non-Inverting Output. Connect to OUT2+ in Parallel Mode
E1	INL-	Left Channel Inverting Analog Input
E2	INL+	Left Channel Non-Inverting Analog Input
E3	AV <sub>DD1</sub>	Modulator Analog Power Supply
E4	PGND	Power Ground
E5	PV <sub>DD</sub>	Class D Power Supply
F1	INR-	Right Channel Inverting Analog Input
F2	INR+	Right Channel Non-Inverting Analog Input
F3	REF	ADC Reference Bypass
F4	OUT2-	Channel 2 Inverting Output. Connect to OUT1- in Parallel Mode.
F5	OUT2+	Channel 2 Non-Inverting Output. Connect to OUT1+ in Parallel Mode.

### Absolute Maximum Ratings (Note 1, Note

*2*)

If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

Supply Voltage  $AV_{DD}$ ,  $PV_{DD}$ ,  $PLV_{DD}$ ,  $IOV_{DD}$  (*Note 1*) 6V Supply Voltage, DV<sub>DD</sub> (*Note 1*) 2.2V Storage Temperature -65°C to + 150°C Input Voltage -0.3V to  $V_{DD} + 0.3V$ Power Dissipation (Note 3) Internally limited ESD Susceptibility (Note 4) 2000V ESD Susceptibility (Note 5) 150V Junction Temperature 150°C

Thermal Resistance θ<sub>1A</sub> (TLA30)

(TLA30) 54°C/W

### **Operating Ratings**

Temperature Range

$$\begin{split} & T_{\text{MIN}} \leq T_{\text{A}} \leq T_{\text{MAX}} & -40^{\circ}\text{C} \leq T_{\text{A}} \leq +85^{\circ}\text{C} \\ & \text{Supply Voltage} \\ & \text{AV}_{\text{DD}} & 2.7\text{V} \leq \text{AV}_{\text{DD}} \leq 5.5\text{V} \\ & \text{PV}_{\text{DD}} & 2.7\text{V} \leq \text{PV}_{\text{DD}} \leq 5.5\text{V} \\ & \text{PLLV}_{\text{DD}} & 2.7\text{V} \leq \text{PLLV}_{\text{DD}} \leq 5.5\text{V} \\ & \text{IOV}_{\text{DD}} & 1.62\text{V} \leq \text{IOV}_{\text{DD}} \leq 5.5\text{V} \\ & \text{DV}_{\text{DD}} & 1.62\text{V} \leq \text{DV}_{\text{DD}} \leq 1.98\text{V} \end{split}$$

# Electrical Characteristics $PV_{DD} = AV_{DD}$ , $IOV_{DD} = PLLV_{DD} = 3.6V$ , $DV_{DD} = 1.8$

(Note 2, Note 8)

The following specifications apply for  $A_V = 0$ dB,  $C_{REF} = 4.7 \mu F$ ,  $R_L = 8 \Omega$ , f = 1kHz, unless otherwise specified. Limits apply for  $T_A = 25$ °C.

				LM48903		Units	
Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	(Limits)	
$AV_{DD}$	Analog Supply Voltage Range		2.7		5.5	V	
PV <sub>DD</sub>	Amplifier Supply Voltage Range		2.7		5.5	V	
PLLV <sub>DD</sub>	PLL Supply Voltage Range		2.7		5.5	V	
IOV <sub>DD</sub>	Interface Supply Voltage Range		1.62		5.5	V	
$\overline{DV_{DD}}$	Digital Supply Voltage Range		1.62		1.98	V	
Al <sub>DD</sub>	Analog Quiescent Supply Current			15.2	19	mA	
PI <sub>DD</sub>	Amplifier Quiescent Supply Current	$R_L = 8\Omega$		2.6		mA	
PLLI <sub>DD</sub>	PLL Quiescent Supply Current			1.3		mA	
DI <sub>DD</sub>	Quiescent Digital Power Supply Current			5.4	5.8	mA	
I <sub>SD</sub>	Shutdown Current (Analog, Amplifier and PLL Supplies)	Shutdown Enabled		0.4	3.5	μΑ	
DI <sub>STBY</sub>	Digital Standby Current			30		μΑ	
DI <sub>SD</sub>	Digital Shutdown Current	Shutdown Enabled		6.6	10	μA	
V <sub>OS</sub>	Differential Output Offset Voltage	V <sub>IN</sub> = 0	-7.5	0.8	7.5	mV	
т	Wake up Time	Power Up (Device Initialization)		150		ms	
T <sub>WU</sub>	Wake-up Time	From Shutdown		28.5		ms	
f <sub>SW</sub>	Switching Frequency	$f_S = 48kHz$		384		kHz	

				LM48903		Units		
Symbol	Parameter	Conditions	Min ( <i>Note 8</i> )	Typ ( <i>Note 7</i> )	Max ( <i>Note 8</i> )	(Limits)		
		$R_L = 4\Omega$ , THD+N = 10%						
		f = 1kHz, 22kHz BW		_				
		$V_{DD} = 5V$		2.8		W		
		V <sub>DD</sub> = 3.6V		1.4		W		
		$R_L = 4\Omega$ , THD+N = 1%						
		f = 1kHz, 22kHz BW			î .	1		
		$V_{DD} = 5V$		2.2		W		
$P_{O}$	Output Power/Channel	V <sub>DD</sub> = 3.6V		1.2		W		
. 0	Catpat i ewel/ename	$R_L = 8\Omega$ , THD+N = 10%						
		f = 1kHz, 22kHz BW			Γ			
		V <sub>DD</sub> = 5V		1.7		W		
		V <sub>DD</sub> = 3.6V		860		mW		
		$R_L = 8\Omega$ , THD+N = 1%						
		f = 1kHz, 22kHz BW		_	1			
		$V_{DD} = 5V$		1.3		W		
		V <sub>DD</sub> = 3.6V	500	650		mW		
		$R_L = 4\Omega$ , THD+N = 10%, f = 1kHz	, 22kHz BW					
P <sub>O</sub>		$V_{DD} = 5V$		3.3		W		
	Output Power (Parallel Mode)	$V_{DD} = 3.6V$		1.7		W		
	Cutput i ower (i araner Mode)	$R_L = 4\Omega$ , THD+N = 1%, f = 1kHz,	22kHz BW					
		$V_{DD} = 5V$		2.5		W		
		V <sub>DD</sub> = 3.6V		1.2		w		
THD+N	Total Harmonic Distortion + Noise	$P_{O} = 350 \text{mW}, f = 1 \text{kHz}, R_{L} = 8\Omega$		0.08		%		
		$V_{RIPPLE} = 200 \text{mV}_{P-P}$ sine, Inputs AC GND, $C_{IN} = 1 \mu F$						
		f <sub>BIPPLE</sub> = 217Hz, Applied to PV <sub>DD</sub>		69		dB		
		f <sub>BIPPLE</sub> = 217Hz, Applied to DV <sub>DD</sub>		64		dB		
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 1kHz$ , Applied to $PV_{DD}$	60	68		dB		
	(ADC Path)	$f_{RIPPLE} = 1kHz$ , Applied to $DV_{DD}$	56	62		dB		
		f <sub>RIPPLE</sub> = 10kHz, Applied to PV <sub>DD</sub>		62		dB		
		$f_{RIPPLE} = 10kHz$ , Applied to $DV_{DD}$		52		dB		
		V <sub>RIPPLE</sub> = 200mV <sub>P-P</sub> sine, Inputs –	∞dBFS			l .		
		$f_{RIPPLE} = 217Hz$ , Applied to $PV_{DD}$		68		dB		
		$f_{RIPPLE} = 217Hz$ , Applied to $DV_{DD}$		72		dB		
PSRR	Power Supply Rejection Ratio	$f_{RIPPLE} = 1kHz$ , Applied to $PV_{DD}$	60	67		dB		
	(I2S Path)	$f_{RIPPLE} = 1kHz$ , Applied to $DV_{DD}$	55	69		dB		
		$f_{RIPPLE} = 10kHz$ , Applied to $PV_{DD}$		58		dB		
		$f_{RIPPLE} = 10kHz$ , Applied to $DV_{DD}$		56		dB		
		$V_{\text{RIPPLE}} = 1V_{\text{P-P}}, f_{\text{RIPPLE}} = 217\text{Hz},$		30		ub		
CMRR	Common Mode Rejection Ratio	$A_V = 0dB$		78		dB		
η	Efficiency/Channel	$V_{DD} = 5V, P_{O} = 1.1W$		91		%		
1		$V_{DD} = 3.6V, P_{O} = 400mW$		90		%		
n	Efficiency	$V_{DD} = 5V, P_{O} = 1.1W$		86		%		
η		$V_{DD} = 3.6V, P_{O} = 400mW$		83		%		
SNR	Signal-to-NoiseRatio	ADC Input, P <sub>O</sub> = 1W		89		dB		
J. 11 1	Orginal to 1401501 tatio	I2S Input, P <sub>O</sub> = 1W		90		dB		

				Huita		
Symbol	Parameter	Conditions	Min (Note 8)	Typ (Note 7)	Max (Note 8)	Units (Limits)
$\epsilon_{ m OS}$ Output Noise		Inputs AC GND, A-weighted, A <sub>V</sub> = 0dB		130		μV
		I2S Input		72		μV
X <sub>TALK</sub>	Crosstalk			72		dB

### I<sup>2</sup>C Interface Characteristics (Note 1, Note 2)

The following specifications apply for  $R_{PU}$  = 1k $\Omega$  to IOV<sub>DD</sub>, unless otherwise specified. Limits apply for  $T_A$  = 25°C.

				LM48903		
Symbol	Parameter	Conditions	Min (Note 7)	Typ (Note 6)	Max (Note 7)	Units
V <sub>IH</sub>	Logic Input High Threshold	SDA, SCL	0.7*IOV <sub>DD</sub>			V
V <sub>IL</sub>	Logic Input Low Threshold	SDA, SCL			0.3	mV
V <sub>OL</sub>	Logic Output Low Threshold	SDA, I <sub>SDA</sub> = 3.6mA			0.35	V
I <sub>OH</sub>	Logic Output High Current	SDA, SCL			2	μΑ
	SCL Frequency				400	kHz
1	Hold Time (repeated START Condition)		0.6			μs
2	Clock Low Time		1.3			μs
3	Clock High Time		600			ns
4	Setup Time for Repeated START condition		600			ns
5	Data Hold Time	Output	300		900	ns
6	Data Setup Time		100			ns
7	SDA Rise Time				300	ns
8	SDA Fall Time				300	ns
9	Setup Time for STOP Condition		600			ns
10	Bus Free Time Between STOP and START Condition		1.3			μs

### I2S Timing Characteristics (Note 2, Note 8)

The following specifications apply for  $DV_{DD} = 1.8V$ , unless otherwise specified. Limits apply for  $T_A = 25$ °C.

				LM48903		l leite
Symbol	Parameter	Conditions	Min (Note 7)	Typ ( <i>Note 6</i> )	Max (Note 7)	Units (Limits)
t <sub>MCLKL</sub>	MCLK Pulse Width Low		16			ns
t <sub>MCLKH</sub>	MCLK Pulse Width High		16			ns
t <sub>MCLKY</sub>	MCLK Period		27			ns
t <sub>BCLKR</sub>	SCLK rise time				3	ns
t <sub>BCLKCF</sub>	SCLK fall time				3	ns
t <sub>BCLKDS</sub>	SCLK Duty Cycle			50		%
T <sub>DL</sub>	LRC Propagation Delay from SCLK falling edge				10	ns
T <sub>DST</sub>	DATA Setup Time to SCLK Rising Edge		10			ns
T <sub>DHT</sub>	DATA Hold Time from SCLK Rising Edge		10			ns

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature,  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$  or the given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.


Note 6: Typical values represent most likely parametric norms at  $T_A = +25^{\circ}C$ , and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.

**Note 8:**  $R_L$  is a resistive load in series with two inductors to simulate an actual speaker load. For  $R_L$  = 8 $\Omega$ , the load is 15 $\mu$ H+8 $\Omega$ +15 $\mu$ H. For  $R_L$  = 4 $\Omega$ , the load is 15 $\mu$ H+4 $\Omega$ +15 $\mu$ H.


### **Typical Performance Characteristics**

THD+N vs FREQUENCY  $\begin{aligned} \text{V}_{\text{DD}} &= 3.6\text{V}, \, \text{P}_{\text{OUT}} = 400\text{mW}, \, \text{R}_{\text{L}} = 8\Omega \\ \text{Stereo Mode, I}^2\text{S Input} \end{aligned}$ 




301858e4

THD+N vs FREQUENCY  $\label{eq:VDD} V_{DD} = 3.6V,\, P_{OUT} = 250mW,\, R_L = 4\Omega$ 




NCA

THD+N vs FREQUENCY  $\begin{aligned} \text{V}_{\text{DD}} &= 5\text{V}, \, \text{P}_{\text{OUT}} = 1.2\text{W}, \, \text{R}_{\text{L}} = 4\Omega \\ \text{Stereo Mode, } \text{l}^2\text{S Input} \end{aligned}$ 




301858e7

THD+N vs FREQUENCY  $\begin{aligned} \text{V}_{\text{DD}} &= 3.6\text{V}, \, \text{P}_{\text{OUT}} = 500\text{mW}, \, \text{R}_{\text{L}} = 4\Omega \\ \text{Stereo Mode, I}^2\text{S Input} \end{aligned}$ 




301858e6

THD+N vs FREQUENCY  $V_{DD} = 3.6V, P_{OUT} = 200$ mW,  $R_{L} = 8\Omega$  Stereo Mode, ADC Input





301858d9

THD+N vs FREQUENCY  $\begin{aligned} \mathbf{V}_{\mathrm{DD}} &= 5\mathbf{V}, \, \mathbf{P}_{\mathrm{OUT}} = 800 \mathrm{mW}, \, \mathbf{R}_{\mathrm{L}} = 8\Omega \\ &\text{Stereo Mode, I}^2 \mathbf{S} \, \mathbf{Input} \end{aligned}$ 




301858e5






THD+N vs FREQUENCY  $\begin{aligned} \text{V}_{\text{DD}} &= 3.6\text{V}, \, \text{P}_{\text{OUT}} = 800\text{mW}, \, \text{R}_{\text{L}} = 4\Omega \\ \text{Parallel Mode, I}^2\text{S Input} \end{aligned}$ 




301858e8

# THD+N vs FREQUENCY $V_{DD}$ = 5V, $P_{OUT}$ = 800mW, $R_{L}$ = $4\Omega$ Parallel Mode, I<sup>2</sup>S Input




301858e3

THD+N vs FREQUENCY  $V_{DD} = 5V$ ,  $P_{OUT} = 350 mW$ ,  $R_{L} = 8\Omega$  Stereo Mode, ADC Input




30185857

THD+N vs FREQUENCY  $\begin{aligned} \text{V}_{\text{DD}} &= 3.6\text{V}, \, \text{P}_{\text{OUT}} = 350\text{mW}, \, \text{R}_{\text{L}} = 4\Omega \\ \text{Parallel Mode, ADC Input} \end{aligned}$ 




301858e2

# THD+N vs FREQUENCY $V_{DD}$ = 5V, $P_{OUT}$ = 1.7W, $R_L$ = $4\Omega$ Parallel Mode, I<sup>2</sup>S Input




301858e9


# THD+N vs OUTPUT POWER $R_1 = 4\Omega$ , f = 1kHz, Stereo Mode, I<sup>2</sup>S Input



# THD+N vs OUTPUT POWER $R_L = 4\Omega, \, f = 1 \text{kHz}, \, \text{Parallel Mode, } \, l^2 \text{S Input}$




# THD+N vs OUTPUT POWER $R_L = 8\Omega, \, f = 1 \text{kHz}, \, \text{Stereo Mode, ADC Input}$




301858d2


# THD+N vs OUTPUT POWER $R_L = 8\Omega, \, f = 1 \text{kHz}, \, \text{Stereo Mode, } \, l^2 \text{S Input}$



# THD+N vs OUTPUT POWER $R_L = 4\Omega, \, f = 1 \text{kHz}, \, \text{Stereo Mode, ADC Input}$




# THD+N vs OUTPUT POWER $R_{L} = 4\Omega, \, f = 1 \text{kHz}, \, \text{Parallel Mode, ADC Input}$



301858d4


301858d3

# EFFICIENCY vs OUTPUT POWER $R_1 = 4\Omega$ , f = 1kHz, Stereo Mode, ADC Input




301858f1

# POWER DISSIPATION vs OUTPUT POWER $R_1 = 4\Omega$ , Per Channel, Stereo Mode, ADC Input




# OUTPUT POWER vs SUPPLY VOLTAGE $R_L = 4\Omega$ , Stereo Mode, ADC Input



301858f4


301858f3

# EFFICIENCY vs OUTPUT POWER $R_1 = 8\Omega$ , f = 1kHz, Stereo Mode, ADC Input




301858f0

# POWER DISSIPATION vs OUTPUT POWER $R_1 = 8\Omega$ , Per Channel, Stereo Mode, ADC Input




301858f2

# OUTPUT POWER vs SUPPLY VOLTAGE $R_L = 4\Omega$ , Stereo Mode, ADC Input




301858f5

# OUTPUT POWER vs SUPPLY VOLTAGE $R_1 = 8\Omega$ , Stereo Mode, ADC Input




301858f6

# $\begin{array}{c} {\rm PSRR~vs~FREQUENCY} \\ {\rm DV_{DD}=1.8V,~V_{RIPPLE}=200mV_{p,p},~R_L=8\Omega,} \\ {\rm ADC~Input=AC~GND} \end{array}$




301858c2

 $\begin{array}{c} {\rm PSRR~vs~FREQUENCY} \\ {\rm DV_{DD}=1.8V,~V_{RIPPLE}=200mV_{P,P},~R_L=8\Omega,} \\ {\rm I^2S~input=-120dBFS} \end{array}$ 




301858c4

 $\begin{array}{c} {\rm PSRR~vs~FREQUENCY} \\ {\rm PV_{DD}=5V,~V_{RIPPLE}=200mV_{P.P},~R_L=8\Omega,} \\ {\rm ADC~Input=AC~GND} \end{array}$ 




301858c1

 $\begin{array}{c} \text{PSRR vs FREQUENCY} \\ \text{PV}_{\text{DD}} = 5\text{V}, \, \text{V}_{\text{RIPPLE}} = 200\text{mV}_{\text{P.p.}}, \, \text{R}_{\text{L}} = 8\Omega, \\ \text{I}^2\text{S input} = -120\text{dBFS} \end{array}$ 




301858c3

# CMRR vs FREQUENCY $V_{RIPPLE} = 200 \text{mV}_{P-P}, R_L = 8\Omega,$




301858c5


# SUPPLY CURRENT vs SUPPLY VOLTAGE ADC Mode




# ANALOG SUPPLY CURRENT vs SUPPLY VOLTAGE ADC Mode




#### PLL SUPPLY CURRENT vs SUPPLY VOLTAGE




#### **DIGITAL SUPPLY CURRENT vs SUPPLY VOLTAGE**



#### SHUTDOWN CURRENT vs SUPPLY VOLTAGE



#### **DIGITAL SHUTDOWN CURRENT vs SUPPLY VOLTAGE**



### **Application Information**

#### **I2C COMPATIBLE INTERFACE**

The LM48903 is controlled through an I<sup>2</sup>C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock and data lines are bi-directional (open drain). The LM48903 communicates at clock rates up to 400kHz. *Figure 2* shows the I<sup>2</sup>C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48903 is a transmit/receive device, and can act

as the I<sup>2</sup>C master, generating the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition *Figure 3*.

Due to the number of data registers, the LM48903 employs a page mode scheme. Each data write consists of 7, 8 bit data bytes, device address (1 byte), 16 bit register address (2 bytes), and 32 bit register data (4 bytes). Each byte is followed by an acknowledge pulse *Figure 4*. Single byte read and write commands are ignored. The LM48903 device address is 0110000X.




FIGURE 2. I2C Timing Diagram




FIGURE 3. Start and Stop Diagram

#### WRITE SEQUENCE

The example write sequence is shown in *Figure 4*. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the  $R/\overline{W}$  bit ( $R/\overline{W}=0$  indicating the master is writing to the LM48903). The data is latched in on the rising edge of the clock. Each address bit must be stable while SDA is HIGH. After the R/W bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48903 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK).

Once the master device registers the ACK bit, the first 8-bit register address word is sent, MSB first [15:8]. Each data bit should be stable while SCL is HIGH. After the first 8-bit register address is sent, the LM48903 sends another ACK bit. Upon receipt of acknowledge, the second 8-bit register address word is sent [7:0], followed by another ACK bit. The register data is sent, 8-bits at a time, MSB first in the following order [7:0], [15:8], [23:16], [31.24]. Each 8-bit word is followed by an ACK, upon receipt of which the successive 8-bit word is sent. Following the acknowledgement of the last register data word [31:24], the master issues a STOP bit, allowing SDA to go high while SDA is high.




FIGURE 4. Example I<sup>2</sup>C Write Sequence

#### **READ SEQUENCE**

The example read sequence is shown in *Figure 5*. The START signal, the transition of SDA from HIGH to LOW while SDA is HIGH, is generated, altering all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, followed by the  $R/\overline{W} = 0$ . After the  $R/\overline{W}$  bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the slave device. If the LM48903 receives the correct address, the device pulls the SDA line low, generating and acknowledge bit (ACK). Once the master device registers the ACK bit, the first 8-bit register address word is sent, MSB first [15:8], followed by and ACK from the

LM48903. Upon receipt of the acknowledge, the second 8-bit register address word is sent [7:0], followed by another ACK bit. Following the acknowledgment of the last register address, the master initiates a REPEATED START, followed by the 7-bit device address, followed by  $R/\overline{W}=1$  ( $R/\overline{W}=1$  indicating the master wants to read data from the LM48903). The LM48903 sends an ACK, followed by the selected register data. The register data is sent, 8-bits at a time, MSB first in the following order [7:0], [15:8], [23:16], [31:24]. Each 8-bit word is followed by an ACK, upon receipt of which the successive 8-bit word is sent. Following the acknowledgement of the last register data word [7:0], the master issues a STOP bit, allowing SDA to go high while SDA is high.




FIGURE 5. Example I2C Read Sequence

#### **12S DATA FORMAT**

The LM48903 supports three I2S formats: Normal Mode *Figure 6*, Left Justified Mode *Figure 7*, and Right Justified Mode *Figure 8*. In Normal Mode, the audio data is transmitted MSB first, with the unused bits following the LSB. In Left Justified

Mode, the audio data format is similar to the Normal Mode, without the delay between the LSB and the change in I<sup>2</sup>S\_WS. In Right Justified Mode, the audio data MSB is transmitted after a delay of a preset number of bits.




FIGURE 6. I2S Normal Input Format




FIGURE 7. I2S Left Justified Input Format




FIGURE 8. I2S Right Justified Input Format

#### **MEMORY ORGANIZATION**

The LM48903 memory is organized into three main regions: a 32-bit wide Coefficient Space that holds the spatial coefficients, a 32-bit wide Register Space that holds the device

configuration settings, and a 48-bit wide Audio Sample Space that holds the current audio data sampled from either the ADCs or the I2S interface, organized as shown in *Figure 9*.




FIGURE 9. LM48903 Memory Organization

**COEFFICIENT MEMORY** 

The device must be in Debug mode in order to write to the Coefficient memory. Set Bit 7 (DBG\_ENABLE) in Filter Debug

Register 1 (0x504h) = 1 to enable Debug mode. The Coefficient Memory Space is organized as follows.

**TABLE 2. Coefficient Memory Space** 

REGISTER ADDRESS	REG	GISTER CONTENTS
	(31:16)	(15:0)
0x000h - 0x0FFh	256x16 bit Array Taps	256x16 bit Array Taps
OXOOOII - OXOFFII	(Right Input to OUT2)	(Left Input to OUT2)
0x100h - 0x1FFh	256x16 bit Array Taps	256x16 bit Array Taps
0.2.10011 - 0.2.17-11	(Right Input to OUT1)	(Left Input to OUT1)
0x400h - 0x47Eh (EVEN)	C2 128x16 bit Prefilter Taps	C0 128x16 bit Prefilter FIR Taps
0x400ii - 0x47Eii (EVEN)	(Right to Right)	(Left to Left)
0x441h - 0x47Fh (ODD)	C3 128x16 bit Prefilter Taps	C1 128x16 bit Prefilter FIR Taps
0x44111 - 0x47111 (ODD)	(Right to Left)	(Left to Right)

#### **CONTROL REGISTERS**

#### **TABLE 3. Register Map**

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0
	0x500h [7:0]	0xFFh				ARRAY	_TAP			
FILTER	0x500h [15:8]	0x7Fh	UNUSED				PRE_TAP			
CONTRO L	0x500h [23:16]	0xE4h		UNUSED			CH2_	SEL	CH1	_SEL
	0x500h [31:24]	0xC1h	ARRAY_ ENABLE	PRE_ ENABLE	ARRAY_ BYPASS	PRE_ BYPASS		UNU	SED	
	0x501h [7:0]	0x98h		G1_GAIN			(	COMP_TH		
FILTER	0x501h [15:8]	0x11h	UNUSED		POST_GAIN		UNUSED	С	OMP_RAT	Ю
COMP1	0x501h [23:16]	0x00h		ARRAY_COMP_SELECT						
	0x501h [31:24]	0x00h				UNUS	SED			
	0x502h [7:0]	0XB8h		G1_GAIN			(	COMP_TH		
FILTER COMP2	0x502h [15:8]	0x11h	UNUSED	INUSED POST_GAIN			UNUSED	USED COMP_RATIO		
	0x502h [23:16]	0XB8h	G1_GAIN				COMP_TH			
	0x502h [31:24]	0x11h	UNUSED	USED POST_GAIN			UNUSED COMP_RATIO			
	0x503h [7:0]	0x00h		DBG_DATA [7:0]						
FILTER	0x503h [15:8]	0x00h		DBG_DATA [15:8]						
DEBUG0	0x503h [23:16]	0x00h				DBG_DAT	A [23:16]			
	0x503h [31:24]	0x00h			Τ	UNUS	SED			
	0x504h [7:0]	0x00h	DBG_ ENABLE	STEP_ ENABLE	UNUSED	FILTER_ SELECT		ACC_/	ADDR	
FILTER	0x504h [15:8]	0x00h				UNUS	SED			
DEBUG1	0x504h [23:16]	0x00h				UNUS	SED			
	0x504h [31:24]	0x00h				UNUS	SED			
	0x505h [7:0]	0x00h		PCOUNT	Γ1_MODE			PCH_	SEL	
FILTER	0x505h [15:8]	0x80h	PCLEAR		UNUSED			PCOUNT	2_MODE	
STATS	0x505h [23:16]	0x00h		ACOUNT	Γ1_MODE		ACH_SEL			
	0x505h [31:24]	0x80h	ACLEAR		UNUSED			ACOUNT	2_MODE	

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0		
	0x506h [7:0]	0x00h			•	DBG_DA	ΓA [7:0]					
FILTER	0x506h [15:8]	0x00h		DBG_DATA [15:8]								
DEBUG1	0x506h [23:16]	0x00h				DBG_DATA	A [23:16]					
	0x506h [31:24]	0x00h		DBG_DATA [31:24]								
	0x509h [7:0]	0xXXh		DBG_ACCL [7:0]								
ACCUML DEBUG (READ- ONLY)	0x509h [15:8]	0xXXh				DBG_ACC	L [15:8]					
	0x509h [23:16]	0xXXh				DBG_ACC	L [23:16]					
,	0x509h [31:24]	0xXXh		DBG_ACCL [31:24]								
	0x50Ah [7:0]	0xXXh				DBG_ACC	[39:32]					
ACCUMH DEBUG (READ- ONLY)	0x50Ah [15:8]	0xXXh				DBG_ACC	[47:40]					
	0x50Ah [23:16]	0xXXh		UNUSED								
	0x50Ah [31:24]	0xXXh		UNUSED								
	0x50Bh [7:0]	0xXXh				DBG_SA	T [7:0]					
DBG SAT	0x50Bh [15:8]	0xXXh				DBG_SA	Γ [15:8]					
(READ- ONLY)	0x50Bh [23:16]	0xXXh				DBG_SAT	[23:16]					
	0x50Bh [31:24]	0xXXh				UNUS	SED					
	0x50Ch [7:0]	0xXXh				COUNT	[7:0]					
STAT PCNT1	0x50Ch [15:8]	0xXXh				COUNT	[15:8]					
(READ- ONLY)	0x50Ch [23:16]	0xXXh				COUNT	[23:16]					
	0x50Ch [31:24]	0xXXh				COUNT	[31:24]					
	0x50Dh [7:0]	0xXXh				COUNT	[7:0]					
STAT PCNT2	0x50Dh [15:8]	0xXXh				COUNT	[15:8]					
(READ- ONLY)	0x50Dh [23:16]	0xXXh				COUNT	[23:16]					
	0x50Dh [31:24]	0xXXh				COUNT	[31:24]					

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0
	0x50Eh [7:0]	0xXXh				COUNT	[7:0]			
STAT ACNT1	0x50Eh [15:8]	0xXXh		COUNT [15:8]						
(READ- ONLY)	0x50Eh [23:16]	0xXXh				COUNT	[23:16]			
- ,	0x50Eh [31:24]	0xXXh				COUNT	[31:24]			
	0x50Fh [7:0]	0xXXh				COUNT	[7:0]			
STAT	0x50Fh	0xXXh				COUNT	[15:8]			
ACNT2 (READ- ONLY)	[15:8] 0x50Fh	0xXXh				COUNT	[23:16]			
ONLT	[23:16] 0x50Fh	0xXXh				COUNT	[31:24]			
	[31:24] 0x510h	0X00h				ADCR_V	OS [7:0]			
	[7:0] 0x510h	0X00h				ADCR_VC				
ADC OFFSET	[15:8] 0x510h	0X00h				ADCL_V				
	[23:16] 0x510h	0X00h				ADCL_VC				
	[31:24] 0x511h					ADOL_VC				
	[7:0] 0x511h	0X00h				OUT1_V	OS [7:0]			
CLASS D OFFSET	[15:8] 0x511h	0X00h				OUT1_VC	S [15:8]			
	[23:16] 0x511h	0X00h				OUT2_V	OS [7:0]			
	[31:24]	0X00h				OUT2_VC	S [15:8]			
	0x520h [7:0]	0x06h			Р	OWER_UP_	DELAY [7:0]			
DELAY	0x520h [15:8]	0x00h			P	OWER_UP_[	DELAY [15:8]			
	0x520h [23:16]	0x20h				DEGLITCH	I_DELAY			
	0x520h [31:24]	0x09h				STATE_I	DELAY			
	0x521h [7:0]	0x00h	ADC_SYN C_SEL	ADC_DC_ CORRECT	ADC_DC_ CAL	PWM_DC _CORREC T	VREF_ DELAY	PULSE	FORCE	ENABLE
ENABLE &	0x521h [15:8]	0x20h	QSA_MBI ST	QSA_ CLK_STO P	HIFI	PCM_ CLK_SEL	I2S_CLK	1	MCLK_RAT	E
CLOCKS	0x521h [23:16]	0x00h		UNUSED	•	ADC_HPF _TO_1_4	ADC_HPF _ENABLE	AD	C_HPF_M(	DDE
	0x521h [31:24]	0x00h			UNUSED			OFFSET_	READBAC	K_SELECT

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0
	0x522h [7:0]	0x33h	ZERO_ CROSS	MUTE			ADC_I	LVL		
DIGITAL	0x522h [15:8]	0x33h	UNL	JSED	I2S_LVL					
MIXER	0x522h [23:16]	0x02h		UNL	JSED		I2SA_T	X_SEL	ADC_DS P	I2S_DSP
	0x522h [31:24]	0x05h		UNL	JSED		OUT2	_SEL	OUT1	_SEL
	0x523h [7:0]	0x00h	BYPASS_ MOD	AUTO_SD	ADCTRIM	ZERO_DI G	ZERO_AN A	PARALL EL	ANA	_LVL
	0x523h [15:8]	0x10h	UNL	JSED	SCAN_TRI G	SE_MOD	PMC_ TEST	TSD_DIS	SCKT_DI S	TST_SHT
ANALOG	0x523h [23:16]	0x00h			ļ	UNUS	Į	<u>I</u>	<u>I</u>	!
	0x523h [31:24]	0x00h				UNUSED				I2C_ANA _LEVEL
	0x524h [7:0]	0x01h	SYNC_ MODE	STEREO_ SYNC_ PHASE	CLOCK_ PHASE	SYNC_MS	CLK_MS	TX_ ENABLE	RX_ ENABLE	STEREO
	0x524h [15:8]	0x00h	UNL	UNUSED HALF_CYCLE_DIVIDER				<u>I</u>	ļ.	
	0x524h [23:14]	0x00h		UNUSED			SYNTH_ DENOM	S	SYNTH_NU	М
	0x524h [31:24]	0x00h	UNL	UNUSED MONO_SYNC_WIDT		/IDTH	5	SYNC_RAT	E	
I2S PORT	0x525h [7:0]	0x00h	TX.	_BIT		TX_WIDTH	_WIDTH			I
	0x525h [15:8]	0x02h	RX_ A/µLAW	RX_ COMPAN D		RX_N	MSB_POSITI	ON		RX_MOD E
	0x525h [23:16]	0x02h	TX_ A/µLAW	TX_ COMPAN D		TX_N	/ISB_POSITI	ON		TX_MOD E
	0x525h [31:24]	0x00h				UNUS	SED			
	0x526h [7:0]	0x00h			ADO	C_COMP_C	DEFF_C0 [7:	0]		
	0x526h [15:8]	0x00h			ADC	_COMP_CC	EFF_C0 [15	:8]		
	0x526h [23:14]	0x00h			ADO	C_COMP_C	DEFF_C1 [7:	0]		
ADC TRIM	0x526h [31:24]	0x00h			ADC	_COMP_CC	EFF_C1 [15	:8]		
CO-EF FICIENT	0x527h [7:0]	0x00h	ADC_COMP_COEFF_C2 [7:0]							
	0x527h [15:8]	0x00h			ADC	_COMP_CC	EFF_C2 [15	:8]		
	0x527h [23:16]	0x00h				UNUS	SED			
	0x527h [31:24]	0x00h				UNUS	SED			

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0	
	0x528h [7:0]	0x00h	UNL	JSED	I2SL_LVL CLIP	I2SR_LVL CLIP	ADCL_LVL	ADCR_L VL CLIP	ADCL_	ADCR_	
READ BACK0	0x528h [15:8]	0x00h		UNUSED THERMAL			CLIF	CLIP	SHORT2	SHORT1	
(READ- ONLY)	0x528h [23:14]	0x00h				SPA	RE				
	0x528h [31:24]	0x00h				UNUS	SED				
	0x529h [7:0]	0x00h		OFF_RD_	BACK [3:0]			CE_S	TATE		
READ BACK1	0x529h [15:8]	0x00h				OFF_RD_B	ACK [11:4]				
(READ- ONLY)	0x529h [23:14]	0x00h				OFF_RD_BA	ACK [19:12]				
	0x529h [31:24]	0x00h				SPARE_R	D_BACK				
	0x530h [7:0]	0x30h	I2C_MCL K_REQ			Γ	DEVICE_ID				
SYS	0x530h [15:8]	0x00h		UNUSED			I2C_SP_MOD		USE_22C _ROM_S EL	USE_RA M	
CONFIG	0x530h [23:16]	0x8Ch	W_CLE UNUSED								
	0x530h [31:24]	0x00h		I UNUSED				MBIST1_ ENABLE	MBISTO		
SPEAKE	0x531h [7:0]	0x65h		٧	V2			W	<u>'</u> 1		
R OVER	0x531h [15:8]	0x43h	UNUSED		RL_RES		UNUSED AT_RES				
DRIVE CONTRO	0x531h [23:16]	0x83h		MAX_	_GAIN			AT_C	AT_GAIN		
L	0x531h [31:24]	0x27h	SODP_E NABLE	FS	SINP_	MODE	UNUSED		INT_GAIN		
	0x532h [7:0]	0x70h				LEVE	EL1				
SODP THRES	0x532h [15:8]	0x20h				LEVE	EL2				
HOLD	0x532h [23:16]	0x64h				INT_	ГН1				
	0x532h [31:24]	0x64h				INT_	ГН2				
	0x533h [7:0]	0x00h	UNL	JSED	LOW_PW	R_MODE	UNUSED	AUDET	_LEVEL	AUDET _ENABL	
LOW POWER	0x533h [15:8]	0x09h	Oh ADC_TH [3:0]				TIMEOUT	_DELAY			
CONTRO	0x533h [23:16]	0x00h				ADC_TH	I [11:4]				
_	0x533h [31:24]	0x00h	OVR_AD CL_ENAB LE	OVR_ADC R_ENABL E	OVR_PLL _ENABLE	OVR_VRE F_ENABL E	OVR_OUT 1_ENABLE	OVR_OU T2_ENAB LE	OVR_OU T1_RST	OVR_OU T2_RST	

Register Name	Register Address	Default Value	7	6	5	4	3	2	1	0
	0x538h [7:0]	0x00h		2b0	MBIST_	ENABLE	MBIS <sup>-</sup>	T_GO	MBIST	_DONE
SYSTEM	0x538h [15:8]	0x00h			UNUSED			CL_ACTI VE	BUS_ER ROR	DEV_EXI STS
STATUS	0x538h [23:16]	0x00h				MEM_AD	DR [7:0]	•		
	0x538h [31:24]	0x00h				MEM_ADE	DR [15:8]			
	0x539h [7:0]	0XA0h	CHIP_ID [7:0]							
DEVICE	0x539h [15:8]	0x3Ah	CHIP_ID [15:8]							
ID	0x539h [23:16]	0x90h				CHIP_ID	[23:16]			
	0x539h [31:24]	0x48h				CHIP_ID	[31:24]			
	0x53Ah [7:0]					SODP_IN	NT [7:0]			
SPEAKE R OVER	0x53Ah [15:8]		SODP_INT [15:8]							
DRIVE DEBUG	0x53Ah [23:16]		SODP_INT[23:16]							
DEBOO	0x53Ah [31:24]					GAIN_IN	T_MAG			

#### FILTER CONTROL REGISTER (0x500h)

Configures the LM48903 Array and Pre-Array filters (Spatial Engine). The Filter Control Register sets the length of the Array and Pre-Array filter taps, and selects the filter channel source for each audio output. Set PRE\_BYPASS and ARRAY\_BYPASS to 1 to bypass the Spatial Engine, disabling the spatial effect without modifying the coefficients. Set PRE\_ENABLE and ARRAY\_ENABLE to 1 to enable the Spatial Engine. Set PRE\_ENABLE and ARRAY\_ENABLE to 0 to disable the spatial engine. Disabling the Spatial Engine does not affect the register contents. Disable the Spatial Engine during coefficient programming.

**TABLE 4. Filter Control Register** 

BIT	NAME	VALUE	DESCRIPTION
7:0	ARRAY_TAP		Array Filter Tap Length
14:8	PRE_TAP		Pre-filter Tap Length. Pre-filter tap length should be less than or equal to the Array filter tap length
15	UNUSED		, , , ,
			Channel 1 Output Routing Selection
17:16	CH1_SEL	0	Array Filter Channel 0 Output Select
		1	Array Filter Channel 1 Output Select
			Channel 2 Output Routing Selection
19:18	CH2_SEL	0	Array Filter Channel 0 Output Select
		1	Array Filter Channel 1 Output Select
27:20	UNUSED		
00	DDE DVDACC	0	Pre-Array filter not bypassed
28	PRE_BYPASS	1	Pre-Array filter bypassed
00	ADDAY DVDACC	0	Array filter not bypassed
29	ARRAY_BYPASS	1	Array filter bypassed

BIT	NAME	VALUE	DESCRIPTION
30	PRE_ENABLE	0	Pre-Array filter disabled. Disable the Pre-Array Filter during filter and coefficient programming. Disabling the Pre-Array Filter does not affect the device memory contents.
		1	Pre-Array filter enabled
31	ARRAY_ENABLE	0	Array filter disabled. Disable the Array Filter during filter and coefficient programming. Disabling the Array Filter does not affect the device memory contents.
		1	Array filter enabled

### COMPRESSOR CONTROL REGISTER 1 (FILTER COMP1) (0x501h)

#### **TABLE 5. Compressor Control Register**

BIT	NAME	VALUE	DESCRIPTION
4:0	COMP_TH		Pre-Filter Compressor Threshold
			Pre-Compression Gain
		000	2
		001	4
		010	8
7:5	G1_GAIN	011	16
		100	32
		101	64
		110	128
		111	256
			Compression Ratio
		000	1:1
		001	2:1
		010	2.66:1
10:8	COMP_RATIO	011	4:1
		100	5.33:1
		101	8:1
		110	10.66:1
		111	16:1
11	UNUSED		
			Post Compression Gain (V/V)
		000	1
		001	1.25
		010	1.5
14:12	POST_GAIN	011	2
		100	2.5
		101	3
		110	4
		111	8
15	UNUSED		
23:16	ARRAY_COMP_SELECT		Array Filter Compression Control Register Select
31:24	UNUSED		

### COMPRESSOR CONTROL REGISTER 2 (FILTER COMP2) (0x502h)

### TABLE 6. Compressor Control Register 2

BIT	NAME	VALUE	DESCRIPTION
4:0	COMP_TH		Pre-Filter Compressor Threshold
			Pre-Compression Gain
		000	2
		001	4
		010	8
7:5	G1_GAIN	011	16
		100	32
		101	64
		110	128
		111	256
			Compression Ratio
		000	1:1
		001	2:1
		010	2.66:1
10:8	COMP_RATIO	011	4:1
		100	5.33:1
		101	8:1
		110	10.66:1
		111	16:1
11	UNUSED		
			Post Compression Gain (V/V)
		0	1
		1	1.25
		10	1.5
14:12	POST_GAIN	11	2
		100	2.5
		101	3
		110	4
		111	8
15	UNUSED		
20:16	COMP_TH		Pre-Filter Compressor Threshold
			Pre-Compression Gain
		0	2
		1	4
		10	8
23:21	G1_GAIN	11	16
		100	32
		101	64
		110	128
		111	256

BIT	NAME	VALUE	DESCRIPTION
			Compression Ratio
		000	1:001
		001	2:001
		010	2.66:1
24:26	COMP_RATIO	011	4:001
		100	5.33:1
		101	8:001
		110	10.66:1
		111	16:1
27	UNUSED		
			Post Compression Gain (V/V)
		000	1
		001	1.25
		010	1.5
30:28	POST_GAIN	011	2
		100	2.5
		101	3
		110	4
		111	8
31	UNUSED		

#### FILTER DEBUG REGISTER 0 (FILT\_DBG0) (0x503h)

#### TABLE 7. Filter Debug Register 0

BIT	NAME	VALUE	DESCRIPTION
23:0	DBG_DATA		Audio Data. Common data for both left and right audio channels
31:24	UNUSED		

#### FILTER DEBUG REGISTER 1 (FILT\_DBG1) (0x504h)

#### **TABLE 8. Filter Debug Register 1**

BIT	NAME	VALUE	DESCRIPTION
3:0	ACC_ADDR		Accumulator Address. Selects which accumulator is read during debug mode
4	FILTER SELECT	0	Selects Pre-Filter Accumulators
4	FILTER_SELECT	1	Selects Array Filter Accumulators
5	UNUSED		
6	STEP ENABLE	0	Single Step Disabled
0	SIEP_ENABLE	1	Single Step Enabled
7	DBG ENABLE	0	Debug Mode Disabled
/	DBG_ENABLE	1	Debug Mode Enabled
31:8	UNUSED		

### FILTER STATISTICS CONTROL REGISTER (FILT\_STC) (0x505h)

### **TABLE 9. Filter Statistics Control Register**

BIT	NAME	VALUE	DESCRIPTION
PRE-FILTER Coun	ter	•	•
			Channel Select
		000	Channel 0
		001	Channel 1
		010	Channel 2
3:0	PCH_SEL	011	Channel 3
		100	Channel 4
		101	Channel 5
		110	Channel 6
		111	Channel 7
			Counter 1 Mode Select. Specifies input of Counter 1
		0000	Sample Count Mode. Every audio sample is counted
		0001	Overflow. Overflow events counted
		0010	Frequency Error. Indicates input frequency not sufficient for given filter length
		1000	MAGN[7]
7:4	PCOUNT1_MODE	1001	MAGN[7:6]
		1010	MAGN[7:5}
		1011	MAGN[7:4}
		1100	MAGN[7:3}
		1101	MAGN[7:2]
		1110	MAGN[7:1}
		1111	MAGN[7:0]
			Counter 2 Mode Select. Specifies input of Counter 2
		0000	Sample Count Mode. Every audio sample is counted
		0001	Overflow. Overflow events counted
		0010	Frequency Error. Indicates input frequency not sufficient for given filter length
		1000	MAGN[7]
11:8	PCOUNT2_MODE	1001	MAGN[7:6]
		1010	MAGN[7:5}
		1011	MAGN[7:4}
		1100	MAGN[7:3}
		1101	MAGN[7:2]
		1110	MAGN[7:1}
		1111	MAGN[7:0]
14:12	UNUSED		
15	PCLEAR	0	Counter Enabled
		1	Counter Cleared
ARRAY-FILTER Co	ounter		

BIT	NAME	VALUE	DESCRIPTION
			Channel Select
		000	Channel 0
		001	Channel 1
		010	Channel 2
19:16	ACH_SEL	011	Channel 3
		100	Channel 4
		101	Channel 5
		110	Channel 6
		111	Channel 7
			Counter 1 Mode Select. Specifies input of Counter 1
		0000	Sample Count Mode. Every audio sample is counted
		0001	Overflow. Overflow events counted
		0010	Frequency Error. Indicates input frequency not sufficient for given filter length
		1000	MAGN[7]
23:20	ACOUNT1_MODE	1001	MAGN[7:6]
		1010	MAGN[7:5}
		1011	MAGN[7:4}
		1100	MAGN[7:3}
		1101	MAGN[7:2]
		1110	MAGN[7:1}
		1111	MAGN[7:0]
			Counter 2 Mode Select. Specifies input of Counter 2
		0000	Sample Count Mode. Every audio sample is counted
		0001	Overflow. Overflow events counted
		0010	Frequency Error. Indicates input frequency not sufficient for given filter length
		1000	MAGN[7]
27:24	ACOUNT2_MODE	1001	MAGN[7:6]
		1010	MAGN[7:5}
		1011	MAGN[7:4}
		1100	MAGN[7:3}
		1101	MAGN[7:2]
		1110	MAGN[7:1}
		1111	MAGN[7:0]
30:28	UNUSED		
21	ACLEAD	0	Counter Enabled
31	ACLEAR	1	Counter Cleared

#### FILTER DEBUG REGISTER 2 (FILTER DEBUG 2) (0x506h)

#### **TABLE 10. Filter Debug Register 2**

BIT	NAME	VALUE	DESCRIPTION
31:0	DGB_DATA		Debug Data. Read Only

#### ACCUMULATOR DEBUG LOWER REGISTER (ACCUML DEBUG) (0x509h)

#### TABLE 11. Accumulator Debug Lower Register

BIT	NAME	VALUE	DESCRIPTION
31:0	DBG_ACCL		Accumulator Debug Data. Read Only

#### ACCUMULATOR DEBUG UPPER REGISTER (ACCUML DEBUG) (0x50Ah)

#### **TABLE 12. Accumulator Debug Upper Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	DBG_ACCL		Accumulator Debug Data. Read Only

#### COMPRESSOR OUTPUT DATA REGISTER (DBG\_SAT) (0x50Bh)

#### **TABLE 13. Compressor Output Data Register**

BIT	NAME	VALUE	DESCRIPTION
23:0	DBG_SAT		24-Bit Compressor Output Data. Read Only
31:24	UNUSED		

#### FILTER STATISTICS COUNTER (STAT\_ACNT) (0x50Ch)

#### **TABLE 14. Filter Statistics Counter Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	COUNT		Statistics of Post-Processed Array and Pre-Filter Data. Read Only

#### FILTER STATISTICS COUNTER (STAT\_ACNT) (0x50Dh)

#### **TABLE 15. Filter Statistics Counter Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	COUNT		Statistics of Post-Processed Array and Pre-Filter Data. Read Only

#### FILTER STATISTICS COUNTER (STAT\_ACNT) (0x50Eh)

#### **TABLE 16. Filter Statistics Counter Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	COUNT		Statistics of Post-Processed Array and Pre-Filter Data. Read Only

#### FILTER STATISTICS COUNTER (STAT\_ACNT) (0x50Fh)

#### **TABLE 17. Filter Statistics Counter Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	COUNT		Statistics of Post-Processed Array and Pre-Filter Data. Read Only

#### ADC DC OFFSET REGISTER (ADC OFFSET) (0x510h)

#### **TABLE 18. ADC DC Offset Register**

BIT	NAME	VALUE	DESCRIPTION
15:0	ADCR_VOS		ADC Right Channel Output DC Offset
31:16	ADCL_VOS		ADC Left Channel Output DC Offset

#### CLASS D DC OFFSET REGISTER (CLASS D OFFSET) (0x511h)

#### **TABLE 19. Class D DC Offset Register**

BIT	NAME	VALUE	DESCRIPTION
15:0	OUT1_VOS		OUT1 Output DC Offset
31:16	OUT2_VOS		OUT2 Output DC Offset

### **DELAY REGISTER (DELAY) (0x520h)**

#### **TABLE 20. Delay Register**

BIT	NAME	VALUE	DESCRIPTION
15:0	POWER_UP_DELAY		Sets I <sup>2</sup> C Delay Time. Default 10ms delay.
23:16	DEGLITCH_DELAY		Sets ENABLE Bit Polling Timeout. Default 32ms delay
31:24	STATE_DELAY		Sets Delay Between Power Up/Down States

#### ENABLE AND CLOCK CONFIGURATION REGISTER (ENABLE & CLOCKS) (0x521h)

**TABLE 21. Enable and Clock Configuration Register** 

0			
"	ENIADLE	0	Device Disabled in Manual Mode
	ENABLE -	1	Device Enabled in Manual Mode
_	1 FORCE -	0	Device Enabled Via SHDN Pin
'		1	Device Enabled Via I <sup>2</sup> C
_	DI II OF	0	SHDN Requires a Stable Logic Level
2	PULSE -	1	SHDN Accepts a Pulse Input
0	DELY ON VDEE	0	Device waits for delay time determined by STATE_DELAY to enable.
3	RELY_ON_VREF	1	Device waits for stable VREF
		0	Disable Class D Offset Correction
4	PWM_DC_CORRECT -	1	Enable Class D Offset Correction
		0	Disable ADC Offset Calibration
5	ADC_DC_CAL	1	Enable ADC Offset Calibration
		0	Disable ADC Offset Correction
6	ADC_DC_CORRECT	1	Enable ADC Offset Correction
		0	Normal Operation
7	ADC_SYNC_SEL		Invert SYNC Signal. Increases timing margin at low
,	ADO_STNO_SEE	1	supplies
			Selects PLL Input Divider
	-	000	32fs (1.536MHz)
		001	64fs (3.072MHz)
		010	128fs (6.114MHz)
10:8	MCLK_RATE	011	256fs (12.288MHz)
		100	512fs (24.576MHz)
		101	UNUSED
	•	110	UNUSED
	<b> </b>	111	UNUSED
		0	MCLK Input to PLL
11	I2S_CLK	1	I2S_CLK Input to PLL
		0	Oscillator Clock Input to Power Management Circuitry
10	DMC CLK CEL		MCLK or I2S_CLK Input to Power Management
12	PMC_CLK_SEL	1	Circuitry. Clock source depends on the state of
			I <sup>2</sup> S_CLK
		0	HiFi Mode Disabled
13	HIFI	1	HiFi Mode Enabled. PLL always produces a 4096fs clock.
	0.4.0	0	SAP Clock Enabled
14	SAP_CLK_STOP	1	SAP Clock Disabled Following Device Configuration
	SAP_MBIST -	0	Disable MBIST
15		1	Enable MBIST

BIT	NAME	VALUE	DESCRIPTION
			ADC High Pass Filter Mode
		000	
		001	
		010	
18:16	ADC_HPF_MODE	011	
		100	
		101	
		110	
		111	
19	ADC_HPF_ENABLE	0	ADC High Pass Filter Disabled
19	ADC_HFF_ENABLE	1	ADC High Pass Filter Enabled
31:20	UNUSED		

### DIGITAL MIXER CONTROL REGISTER (DIGITAL MIXER) (0x522h)

#### **TABLE 22. Digital Mixer Control Register**

BIT	NAME	VALUE	DESCRIPTION
			Sets the Gain of the ADC Path (dB)
		000000	-76.5
		000001	-75
		-	1.5dB steps
5:0	ADC_LVL	110010	-1.5
		110011	0
		110100	1.5
		-	1.5dB Steps
		111111	18
		0	Normal Operation
6	MUTE	1	Mute
_	7)/D DIOADI E	0	Zero Crossing Detection Enabled
7	ZXD_DISABLE -	1	Zero Crossing Detection Disabled
			Sets the Gain of the I2S Path (dB)
		000000	-76.5
		000001	-75
		-	1.5dB steps
13:8	I2S_LVL	110010	-1.5
	ļ	110011	0
		110100	1.5
		-	1.5dB Steps
	Ī	111111	18
15:14	UNUSED		
		0	I <sup>2</sup> S Data Not Passed to DSP
16	I2S_DSP	1	I <sup>2</sup> S Data Passed to DSP
		0	ADC Output Not Passed to DSP
17	ADC_DSP	1	ADC Output Passed to DSP
			Selects Input of Primary I <sup>2</sup> S Transmitter
		00	None
19:18	ISA_TX_SEL	01	ADC
-	10/1/_022	10	DSP
		11	UNUSED
23:20	UNUSED		

BIT	NAME	VALUE	DESCRIPTION
			Selects OUT1 Amplifier Input Source
		00	OUT1 Disabled
25:24	OUT1_SEL	01	DSP
		10	I2S
		11	ADC
			Selects OUT2 Amplifier Input Source
		00	OUT2 Disabled
27:26	OUT2_SEL	01	DSP
		10	I <sup>2</sup> S
		11	ADC
31:28	UNUSED		

### ANALOG CONFIGURATION REGISTER (ANALOG) (0x523h)

### **TABLE 23. Analog Configuration Register**

BIT	NAME	VALUE	DESCRIPTION
			Sets ADC Preamplifier Gain (dB)
		00	0
1:00	ANA_LVL	11	2.4
		10	3.5
		11	6
2	DADALLEI	0	Normal Operation. OUT1 and OUT2 operate as separate amplifiers.
2	PARALLEL	1	Parallel Operation. OUT1 and OUT2 operate in parallel as a single amplifier.
		0	Normal Operation
3	ZERO_ANA	1	Auto-Shutdown Mode. Automatically disables the amplifiers when no analog input is detected.
		0	Normal Operation
4	ZERO_DIG	1	Auto-Shutdown Mode. Automatically disables the amplifiers when there is no I2S input.
	ADCTRIM	0	ADC Trim Disabled
5		1	ADC Trim Enabled. Use ADC_COMP_COEFF_C0-C2 to trim ADC.
	ALITO OD	0	Normal Operation
6	AUTO_SD	1	Fault Conditions Disable the Amplifiers
		0	Normal Operation
7	BYPASS_MOD	1	Pulse Correction Bypass. Amplifier output stages act as a buffer, passing PWM signal without correction to output.
		0	Normal Operation
8	TST_SHT	1	Short Amplifier Inputs. Sets amplifier outputs to 50% duty cycle, minimizing click and pop during power up/down.
0	CONT. DIG	0	Normal Operation
9	SCKT_DIS	1	Output Short Circuit Protection Disabled
10	TOD DIO	0	Normal Operation
10	TSD_DIS	1	Thermal Shutdown Disabled
11	PMC TEST	0	Normal Operation
11	PMC_TEST -	1	PMC uses PLL Source Clock
12	SE_MOD	0	Normal Operation
12		1	Single Edge Modulation Mode

	BIT	NAME	VALUE	DESCRIPTION
	23:13	UNUSED		
	24	I2C_ANA_LVL	0	External ADC Gain Control. ADC gain set by G0 and G1
			1	Internal ADC Gain Control. ADC gain set by ANA_LVL.
	31:25	UNUSED		

### I<sup>2</sup>S PORT CONFIGURATION REGISTER (I<sup>2</sup>S PORT) (0x524h/0x525h)

### TABLE 24. I<sup>2</sup>S Port Configuration Register

BIT	NAME	VALUE	DESCRIPTION			
	0x524h					
0	CTEDEO	0	Mono Mode			
U	STEREO	1	Stereo Mode			
1	DV ENABLE	0	Receive Mode Disabled			
ı	RX_ENABLE	1	Receive Mode Enabled			
2	TX_ENABLE	0	Transmit Mode Disabled			
2	TA_LIVABLE	1	Transmit Mode Enabled			
		0	I <sup>2</sup> S Clock Slave. Device requires an external SCLK for			
3	CLK_MS		proper operation.			
3	OLIX_IVIO	1	I <sup>2</sup> S Clock Master. Device generates SCLK and transmits			
			when either RX or TX mode are enabled.			
		0	I2S WS Slave. Device requires an external WS for proper			
4	SYNC_MS		operation.			
		1	I <sup>2</sup> S WS Master. Device generates WS and transmits			
		·	when either RX or TX mode are enabled.			
		0	I <sup>2</sup> S Clock Phase. Transmit on falling edge, receive on			
5	CLOCK_PHASE		rising edge.			
	_	1	PCM Clock Phase. Transmit on rising edge, receive on			
			falling edge.			
6	STEREO_SYNC	0	I <sup>2</sup> S Data Format: Left, Right			
	_PHASE	1	I <sup>2</sup> S Data Format: Right, Left			
		Mono	Rising edge indicates start of data word.			
7	SYNC_MODE	0	SYNC low = Left, SYNC high = Right			
		1	SYNC low = Right, SYNC high = left			
			Configures the I <sup>2</sup> S port master clock half-cycle divider.			
			Program the half-cycle divider by: (ReqDiv*2) 1			
		000000	BYPASS			
		000001	1			
13:8	HALF_CYCLE	000010	1.5			
10.0	_DIVIDER	000011	2			
		-	-			
		111101	31			
		111110	31.5			
		111111	32			
15:14	UNUSED					

BIT	NAME	VALUE	DESCRIPTION	
			Sets the Clock Generator Numerator	
		000	SYNTH_DENOM (1/)	
		001	100/SYNTH_DENOM	
		010	96/SYNTH_DENOM	
18:16	SYNTH_NUM	011	80/SYNTH_DENOM	
		100	72/SYNTH_DENOM	
		101	64/SYNTH_DENOM	
		110	48/SYNTH_DENOM	
		111	0/SYNTH_DENOM	
19	SYNTH_DENOM -	0	Clock Generator Denominator = 128	
	OTIVITI_DENOM	1	Clock Generator Denominator = 125	
23:20	UNUSED			
			Sets number of clock cycles before SYNC pattern repeats.	
			MONO MODE	
		000	8	
		001	12	
		010	16	
		011	18	
		100	20	
		101	24	
00:04	OVAIO DATE	110	25	
26:24	SYNC_RATE	111	32	
			STEREO MODE	
		000	16	
		001	24	
		010	32	
		011	36	
		100	40	
		101	48	
		110	50	
		111	64	
			Sets SYNC symbol width in Mono Mode	
		000	1	
		001	2	
	MONO_SYNC_WIDTH	010	4	
29:27		011	7	
		100	8	
		101	11	
		110	15	
		111	16	
31:30	UNUSED			
0x525h				

NAME	VALUE	DECODIDATION
NAME	VALUE	DESCRIPTION
		Sets number of valid RECEIVE bits.
		24
	001	20
	010	18
RX_WIDTH	011	16
	100	14
	101	13
	110	12
	111	8
TX_WIDTH		Sets number of TRANSMIT bits.
	000	24
	001	20
	010	18
	011	16
	100	14
	101	13
	110	12
	111	8
TX_BIT		Sets number of pad bits after the valid Transmit bits.
	00	0
	01	1
		High-Z
		High-Z
		MSB Justified Receive Mode
RX_MODE		LSB Justified Receive Mode
	TX_WIDTH  TX_BIT	TX_BIT

BIT	NAME	VALUE	DESCRIPTION
			MSB location from the frame start (MSB Justified) or LSB
			location from the frame end (LSB Justified)
		00000	0 (DSP/PCM LONG)
		00001	1 (I <sup>2</sup> S/PCM SHORT)
		00010	2
		00011	3
		00100	4
		00101	5
		00110	6
		00111	7
		01000	8
		01001	9
		01010	10
		01011	11
		01100	12
		01101	13
100	DV MOD DOGITION	01110	14
13:9	RX_MSB_POSITION	01111	15
		10000	16
		10001	17
		10010	18
		10011	19
		10100	20
		10101	21
		10110	22
		10111	23
		11000	24
		11001	25
		11010	26
		11011	27
		11100	28
		11101	29
		11110	30
		11111	31
		0	Normal Operation
14	RX_COMPAND	1	Audio Data Companded
		0	μLaw Compand Mode
15	RX_A/μLAW	1	A-Law Compand Mode
		0	MSB Justified Transmit Mode
16	TX_MODE	1	LSB Justified Transmit Mode

BIT	NAME	VALUE	DESCRIPTION
			MSB location from the frame start (MSB Justified) or LSB
			location from the frame end (LSB Justified)
		00000	0 (DSP/PCM LONG)
		00001	1 (I <sup>2</sup> S/PCM SHORT)
		00010	2
		00011	3
		00100	4
		00101	5
		00110	6
		00111	7
		01000	8
		01001	9
		01010	10
		01011	11
		01100	12
		01101	13
01.17	TV MCD DOCITION	01110	14
21:17	TX_MSB_POSITION	01111	15
		10000	16
		10001	17
		10010	18
		10011	19
		10100	20
		10101	21
		10110	22
		10111	23
		11000	24
		11001	25
		11010	26
		11011	27
		11100	28
		11101	29
		11110	30
		11111	31
22	TY COMPAND	0	Normal Operation
	TX_COMPAND -	1	Audio Data Companded
23	TX_A/μLAW	0	μLaw Compand Mode
۷۵	ΙΧ_Α/μLΑΨ	1	A-Law Compand Mode
31:24	UNUSED		

## ADC TRIM COEFFICIENT REGISTER (ADC\_TRIM) (0x526h/0x527)

## **TABLE 25. ADC Trim Coefficient Register**

BIT	NAME	VALUE	DESCRIPTION		
	0x526h				
15:0	ADC_COMP_COEFF_C0		Sets ADC Trim Coefficient C0		
31:16	ADC_COMP_COEFF_C1		Sets ADC Trim Coefficient C1		
	0x527h				
15:0	ADC_COMP_COEFF_C2		Sets ADC Trim Coefficient C2		
31:16	UNUSED				

## READBACK REGISTER 0(READBACK0) (0x528h) READ-ONLY

## TABLE 26. Readback Register 0

BIT	NAME	VALUE	DESCRIPTION
0	ADCR_CLIP	1	Right Channel ADC Input Clipped
1	ADCL_CLIP	1	Left Channel ADC Input Clipped
2	ADCR_LVLCLIP	1	Right Channel ADC Output Clipped
3	ADCL_LVLCLIP	1	Left Channel ADC Output Clipped
4	I2SR_LVLCLIP	1	Right Channel I <sup>2</sup> S Output Clipped
5	I2SL_LVLCLIP	1	Left Channel I2S Output Clipped
7:6			UNUSED
8	SHORT1	1	OUT1 Output Short Circuit
9	SHORT2	1	OUT2 Output Short Circuit
11:10			UNUSED
12	THERMAL	1	Thermal Shutdown Threshold Exceeded
23:13	SPARE		
31:24	UNUSED		

## READBACK REGISTER 1(READBACK1) (0x528h) READ-ONLY

## TABLE 27. Readback Register 1

BIT	NAME	VALUE	DESCRIPTION
		0000	Wait for supply
		0001	Wait For I <sup>2</sup> C CLK REQ
		0010	Enable I <sup>2</sup> C CLOCK
		0011	Power up delay
		0100	Standby
		0101	Enable REF
		0110	Enable Inputs
3.0	CE_STATE	0111	Enable Outputs
		1000	Unmute
		1001	Enabled
		1010	Off Deglitch
		1011	Mute
		1100	Disable Outputs
		1101	Disable Inputs
		1111	UNUSED
31:4	UNUSED		

## SYSTEM CONFIGURATION REGISTER (SYS\_CONFIG) (0x530h)

## **TABLE 28. System Configuration Register**

BIT	NAME	VALUE	DESCRIPTION
6:0	DEVICE ID		Sets LM48903 Device ID in slave mode. Default is
0.0	DEVIOL_ID		0x30h.
7	I2C_MCLK_REQ	0	I <sup>2</sup> C does not require MCLK
7	120_WCLK_NEQ	1	I <sup>2</sup> C requires MCLK
8	USE RAM	0	Disable RAM Memory Usage
8	USL_NAW	1	Enable RAM Memory Usage
0	LISE ISC DOM SEL	0	MODE0, MODE1, Selects SPATIAL mode
9	USE_I2C_ROM_SEL	1	I <sup>2</sup> C_SP_MD, Selects Spatial mode
	I2C_SP_MD		ROM mode spatial effects select. Selects which ROM
			page is loaded into coefficient memory.
11:10		00	4.5cm speaker spacing
11:10		01	6cm speaker spacing
		10	11.5cm speaker spacing
		11	DSP bypassed, stereo mode
22	UNUSED		
23	W_CLE_EN	0	Write clock disabled
23		1	Write clock enabled
24	MBISTO_ENABLE	0	Memory BIST Controller 0 Disabled
24		1	Memory BIST Controller 0 Enabled.
25	MBIST1_ENABLE	0	Memory BIST Controller 1 Disabled
25		1	Memory BIST Controller 1 Enabled.
31:26	UNUSED		

## SPEAKER OVERDRIVE CONTROL REGISTER (SPEAKER OVERDRIVE) (0x531h)

## **TABLE 29. Speaker Overdrive Protection Register**

BIT	NAME	VALUE	DESCRIPTION
			Window 1. Sets the sample window time the device uses to estimate audio energy for samples between LEVEL1 and LEVEL2 (0x532h)
		0000	5ms
		0001	10ms
		0010	20ms
	W1	0011	50ms
0.0		0100	100ms
3:0		0101	200ms
		0110	500ms
		0111	800ms
		1000	1s
		1001	2s
		1010	5s
		1011	10s
		1100-1111	UNUSED

BIT	NAME	VALUE	DESCRIPTION
			Window 2. Sets the sample window time the device uses
			to estimate audio energy for samples above INT_TH1
			(0x532h)
		0000	5ms
		0001	10ms
		0010	20ms
		0011	50ms
7:4	W2	0100	100ms
		0101	200ms
		0110	500ms 800ms
		0111	1s
		1000	2s
		1010	5s
		1010	10s
		1100-1111	UNUSED
		1100-1111	Attack Time Resolution
		000	1ms
		001	2ms
		010	5ms
10:8	AT_RES	011	10ms
		100	20ms
		101	50ms
		110	100ms
		111	200ms
11	UNUSED		
			Release Time Resolution
		000	1ms
		001	2ms
		010	5ms
14:12	RL_RES	011	10ms
		100	20ms
		101	50ms
		110	100ms
		111	200ms
15	UNUSED		
			Attack Mode Gain Reduction
		000	0dB. No gain reduction
19:16	AT_GAIN	001	3dB
	<u> </u>	_	3dB steps
		110	18dB
		111	21dB
		222	Maximum Gain
		000	0dB
23:17	MAX_GAIN	001	3dB
			3dB steps
		110	18dB
		111	21dB

BIT	NAME	VALUE	DESCRIPTION
			Integrator Gain
		000	0dB
00.04	INIT CAIN	001	6dB
26:24	INT_GAIN	_	6dB steps
		110	36dB
		111	42dB
27	UNUSED		
			SODP Input Mode
		00	No Signal Applied
29:28	SINP_MODE	01	OUT1 Input to SODP
		10	OUT2 Input to SODP
		11	Average (OUT1+OUT2/2)
30	FS	0	48ksps
30	5	1	44.1ksps
31	SODD EN	0	Speaker Overdrive protection Disabled
ال	SODP_EN	1	Speaker Overdrive protection Enabled

## SPEAKER OVERDRIVE PROTECTION THRESHOLD REGISTER (SODP\_THRESHOLD) (0x532h)

## TABLE 30. Filter Debug Register 1

BIT	NAME	VALUE	DESCRIPTION
7:0	LEVEL1		Output Level Threshold. Set LEVEL1 such that signals above LEVEL1 increase die temperature. Signal levels above LEVEL1 are added to the estimated audio energy in a given time window.
15:8	LEVEL2		Output Level Threshold. Set LEVEL2 such that signals below LEVEL2 reduce die temperature. Signal levels below LEVEL2 are subtracted from the estimated audio energy in a given time window.
23:16	INT_TH1		Attack Threshold. Integrator level above INT_TH1 enables the SOPD, reducing device gain.
31:24	INT_TH2		Release Threshold. Integrator level below INT_TH2 disables the SOPD, increasing device gain.

## LOW POWER CONTROL REGISTER (0x533h)

## **TABLE 31. Low Power Configuration Register**

BIT	NAME	VALUE	DESCRIPTION
0	AUDET_EN	0	Disable Wake up On Audio Signal
0		1	Enable Wake up On Audio Signal
	AUDET_LEVEL		Wake Up Detection Threshold
		00	25mV
2:1		01	50mV
		10	75mV
		11	100mV
3	UNUSED		

BIT	NAME	VALUE	DESCRIPTION
			Low Power Mode
		00	Normal Mode. No power saving modes enabled
5:4	LPWR_MODE	01	Analog Audio Detect Mode. Input signal compared to AUDET_LEVEL.
		10	ADC Audio Detect Mode
		11	Digital Audio Detect Mod. Rising edge on I2S WS enables the device.
7:6	UNUSED		
			Time Out Delay. Delay time between no audio detected and the device entering low power mode.
		0000	10ms
		0001	20ms
		0010	50ms
		0011	100ms
		0100	200ms
	TIMEOUT_DLY	0101	500ms
11:8		0110	1s
11.0		0111	2s
		1000	5s
		1001	10s
		1010	20s
		1011	50s
		1100	60s
		1101	80s
		1110	100s
		1111	200s
23:12	ADC_TH		ADC Audio Detection Threshold
24	OVR_OUT2_RST	1	Override OUT2 Reset
25	OVR_OUT1_RST	1	Override OUT1 Reset
26	OVR_OUT1_EN	1	Override OUT1 Enable
27	OVR_OUT2_EN	1	Override OUT2 Enable
28	OVR_VREF_EN	1	Override Reference Enable
29	OVR_PLL_EN	1	Override PLL Enable
30	OVR_ADCR_EN	1	Override Right Channel ADC Enable
31	OVR_ADCL_EN	1	Override Left Channel ADC Enable

## SYSTEM STATUS REGISTER (SYS\_STAT) (0x538h) READ ONLY

## **TABLE 32. MBIST Status Register**

BIT	NAME	VALUE	DESCRIPTION
1:0	MBIST_DONE		Logic HIGH indicates memory test complete
3:2	MBIST_GO		Logic Low indicates memory fault when MBIST_DONE is HIGH
5:4	MBIST EN	0	MBIST Read-back Disabled
5.4	MIDIO1_EIN	1	MBIST Read-back Enabled
8:6	UNUSED		
9	DEV_EXISTS		Logic HIGH indicates the presence of an EEPROM
10	BUS_ERR		Logic HIGH indicates an I <sup>2</sup> C bus error during EEPROM read
11	CL_ACTIVE		Logic HIGH indicates the I <sup>2</sup> C master is active and loading from the EEPROM
16:12	UNUSED		
31:16	MEM_ADDR		Memory Address

## **DEVICE ID REGISTER (0x539h) READ ONLY**

## **TABLE 33. Device ID Register**

BIT	NAME	VALUE	DESCRIPTION
31:0	CHIP_ID	4890_3AA0h	32-bit Device ID

## SPEAKER OVERDRIVE PROTECTION DEBUG REGISTER (0x53Ah) READ ONLY

## **TABLE 34. Speaker Overdrive Debug Register**

BIT	NAME	VALUE	DESCRIPTION
23:0	SODP_INT		Current Integrator Value
31:24	GAINED_INT_MAG		Integrator Magnitude. 8 most significant bits of the integrator magnitude

### **DEVICE ADDRESS**

The 0110000X is the defaultLM48903 I<sup>2</sup>C address hard coded into the device. An alternate device address can be programmed, via the SYS CONFIG (0x530h) Register. Use the default address during initial device configuration.

#### **GENERAL AMPLIFIER FUNCTION**

#### Class D Amplifier

The LM48903 features stereo efficiency Class D audio power amplifiers that utilizes Texas Instruments' filterless modulation scheme external component count, conserving board space and reducing system cost. The Class D outputs transition from  $V_{DD}$  to GND with a 384kHz switching frequency. With no signal applied, the outputs switch with a 50% duty cycle, in phase, causing the two outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With the input signal applied, the duty cycle (pulse width) of the LM48903 outputs changes. For increasing output voltage, the duty cycle of OUT\_+ increases while the duty cycle of OUT\_- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yield the differential output voltage.

#### **Edge Rate Control (ERC)**

The LM48903 features Texas Instruments' advanced edge rate control (ERC) that reduces EMI, while maintaining high quality audio reproduction and efficiency. The LM48903 ERC greatly reduces the high frequency components of the output square waves by controlling the output rise and fall times, slowing the transitions to reduce RF emissions, while maximizing THD+N and efficiency performance. The overall result of the E<sup>2</sup>S system is a filterless Class D amplifier that passes FCC Class B radiated emissions standards with 24in of twisted pair cable, with excellent 0.08% THD+N and high 91% efficiency.

#### POWER DISSIPATION AND EFFICIENCY

The major benefit of a Class D amplifier is increased efficiency versus a Class AB. The efficiency of the LM48903 is attributed to the region of operation of the transistors in the output stage. The Class D output stage acts as current steering switches, consuming negligible amounts of power compared to their Class AB counterparts. Most of the power loss associated with the output stage is due to the IR loss of the MOSFET on-resistance, along with switching losses due to gate charge.

#### **ANALOG INPUT**

The LM48903 features a stereo, 18-bit, differential ADC for systems without a digital audio source. The ADC front end includes a variable gain preamplifier with 4 gain settings, 0dB, 2.4dB, 3.5dB, and 6dB. The preamplifier gain is controlled by bits 0 and 1 (ANA\_LVL) of the Analog Configuration Register (0x523h). The analog inputs can be configured as either differential or single ended inputs. The differential configuration SNR is 6dB higher than single-ended configuration. The differential input configuration also offers improved common mode rejection (CMRR). The increased CMRR reduces sensitivity to ground offset related noise injection. Configure the LM48903 for single-ended inputs as shown in *Figure 10*.

The ADC input range is dependent on AV<sub>DD</sub>. The maximum input swing of each single ADC input, ie INL+, referenced to GND is  $0.7*AV_{DD}$ . This gives a maximum differential input of  $7V_{P-P}$  when  $AV_{DD} = 5V$ .




FIGURE 10. ADC Input Configurations

## **POWER SUPPLY REQUIREMENTS**

At power up, sequence the LM48903 power supplies in the following order:

- 1) PV<sub>DD</sub>
- 2)  $AV_{DD}/PLLV_{DD}$
- 3)  $DV_{DD}/IOV_{DD}$

Ensure  $PV_{DD}$  is higher or equal to  $AV_{DD}/PLLV_{DD}$ , and  $PV_{DD}$  is always higher than  $DV_{DD}$ .

## **MODULATOR POWER SUPPLY**

The  $AV_{DD1}$  powers the class D modulators. For maximum output swing, set  $AV_{DD1}$  and  $PV_{DD}$  to the same voltage. *Table 35* shows the output voltage for different  $AV_{DD1}$  levels.

TABLE 35. Amplifier Output Voltage with variable  $AV_{DD1}$  Voltage

AV <sub>DD1</sub> (V)	V <sub>OUT</sub> (V <sub>RMS</sub> ) @PV <sub>DD</sub> = 5V, THD+N = 1%	$V_{OUT} (V_{RMS}) @PV_{DD} = 3.6V, THD+N = 1\%$
5	3.3	_
4.5	3.1	_
4.2	2.9	_
4	2.7	_
3.6	2.5	2.4
3.3	2.3	2.2
3	2.1	2.1
2.8	1	1.9

#### **PARALLEL MODE**

In Parallel mode, channels OUT1 and OUT2 are driven from the same audio source, allowing the two channels to be connected in parallel, increasing output power to 3.3W into  $4\Omega$  at 10% THD+N. Set bit 2 (PARALLEL) of the Analog Configuration Register (0x532h) = 1 to configured the device in Parallel mode. After the device is set to Parallel mode, make an external connection between OUT1+ and OUT2+, and a connection between OUT1- and OUT2- *Figure 11*. In Parallel mode, the combined channels are driven from the OUT1 source. Signal routing, mixing, filtering, and equalization are done through the Spatial Engine.

Make sure the device is configured in Parallel mode, before connecting OUT1 and OUT2 and enabling the outputs. Do not make a connection between OUT1 and OUT2 together while the outputs are enabled. Disable the outputs first, then make the connections between OUT1 and OUT2.




FIGURE 11. Parallel Mode

#### **GAIN SETTING**

#### I2C Gain Setting

The LM48903 has three gain stages, the ADC preamplifier, and two independent volume controls in the Digital Mixer, one for the ADC path and one for the I<sup>2</sup>S path. The ADC preamplifier has four gain settings (0dB, 2.4dB, 3.5dB, and 6dB). The preamplifier gain is set by bits 0 and 1 (ANA\_LVL) of the Analog Configuration Register (0x523h). The Digital Mixer has two 64 step volume controls. The ADC path volume control is set by bits 5:0 (ADC\_LVL) in the Digital Mixer Control Register (0x522h). The I<sup>2</sup>S path volume control is set by bits 13:8 (I2S\_LVL) in the Digital Mixer Control Register (0x522h). Both volume controls have a range of -76.5dB to 18dB in 1.5dB increments.

#### **GAIN1 and GAIN0 Gain Setting**

For systems without I2C control, the ADC preamplifier gain is set by GAIN1 and GAIN0. The gain settings are shown in *Table 36*. The I<sup>2</sup>C preamplifier gain settings override GAIN1 and GAIN0.

 GAIN1
 GAIN0
 GAIN (dB)

 0
 0
 0

 0
 1
 2.4

 1
 0
 3.5

 1
 1
 6

**TABLE 36. Hardware Gain Setting** 

#### **ROM MODE**

The LM48903 features a ROM with four preset operating modes; three spatial modes, and a stereo mode. The spatial modes are designed for three different speaker distances, 4.5cm, 6cm and 11.5cm. Due to the spatial processing, there may be a perceived Left/Right channel swap when switching between Stereo and the three preset spatial configurations in ROM mode.

The ROM modes are selected through both the I²C interface and by MODE1/MODE0. For systems without I²C, MODE1 and MODE0 select the ROM mode as shown in *Table 37*. For systems with I²C, bits 11:10 (I2C\_SP\_MD1 and I2C\_SP\_MD0) of the SYS\_CONFIG register (0x530h) select the ROM mode as shown in *Table 38*. Set bit 9 (USE\_I2C\_SP\_MD) of the SYS\_CONFIG register = 1 to select the ROM mode through I²C. Set bit 8 (USE\_RAM) of the SYS\_CONFIG register = 0 (default) to use the preset ROM modes. Set USE\_RAM = 1 to use custom spatial coefficients. The LM48903 only accepts analog inputs in ROM mode, I²S inputs are ignored.

MODE1	MODE0	DESCRIPTION
0	0	4.5cm Speaker Spacing
0	1	6cm Speaker Spacing
1	0	11.5 Speaker Spacing
1	1	DSP Bypassed, Stereo Mode

TABLE 37. ROM Settings, Hardware Mode (USE\_I2C\_SP\_MD = 0)

TABLE 20	DOM Cattings	ISC Made /LICE	IOC CD	NAD 41
IADLE 38.	RUW Settings.	. I <sup>2</sup> C Mode (USE	12C SP	

USE_RAM	I2C_SP_MD1	I2C_SP_MD0	DESCRIPTION
0	0	0	4.5cm Speaker Spacing
0	0	1	6cm Speaker Spacing
0	1	0	11.5 Speaker Spacing
0	1	1	DSP Bypassed, Stereo Mode
			Custom Spatial Mode. The device
1	X	X	bypasses the ROM and loads coefficients
			from an external source.

#### SPEAKER OVERDRIVE PROTECTION

Speaker overdrive protection (SODP) monitors the DSP outputs and adjusts the signal path gain to prevent speaker overheating. SODP monitors two levels, LEVEL1, the output amplitude above which the voice coil temperature rises, and LEVEL2 the output amplitude below which the voice coil temperature falls. Speaker Overdrive Protection Threshold Register (0x532h) bits 7:0 set LEVEL1. Bits 15:8 set LEVEL2.

The difference between LEVEL1 and LEVEL2 is the amplitude where the voice coil temperature remains stable. The device integrates the difference between the output signal and LEVEL1 for signals above LEVEL1, and the difference between the output signal and LEVEL2 for signals below LEVEL2. There are two integration time windows. Bits 3:0, (W1), of the Speaker Overdrive Control Register (0x531h), set the duration of Window 1. Window 1 is integration time when during normal operation. Bits 7:4 (W2) set the duration of Window 2 is the integration time when the SODP is active, and the device gain is reduced.

At the end of Window 1, the device compares the integrator output the INT\_TH1 (0x532h, bits 23:16), or the attack threshold. Bits 19:16, (AT\_GAIN), of register 0x531h, set the gain reduction step. Bits 10:8 (AT\_RES) set the attack time. For example, if AT\_GAIN = 6dB and AT\_RES = 5ms, once the integrator output exceeds INT\_TH1, the signal path gain is reduced by 6dB in 1.5dB steps over 5ms. Following the gain reduction, the device switches to integrator Window 2. If the integrator output exceeds INT\_TH1 again, the gain reduction is repeated until the integrator output no longer exceeds INT\_TH1.

The device remains in the reduced gain state until the integrator output falls below INT\_TH2 (0x532h, bits 31:24), or the release threshold. Once the integrator output falls below INT\_TH2, the device gain is increased to the original gain setting in 1.5dB steps. The release time set by bits 14:12 (RL\_RES). Following the gain release, the device switches back to integrator Window 1.

Set register 0x531h bit 21 (SODP\_EN) = 1 to enable the speaker overdrive protection.

#### **DSP Output Selection**

The DSP outputs to the Digital Mixer can be selected from either of the two Array Filter signal paths. This allows the left and right inputs to be swapped or mixed before being output to the Class Ds. Filter Control Register (0x500h) bits 17:16 (CH1\_SEL) the select the Array filter source for DSP1. Bits 19:18 (CH2\_SEL) select the Array filter source for DSP2. Use channel routing to correct the perceived left/right channel swap that can occur with certain spatial configurations.

#### **Low Power Mode**

The LM48903 features three low power modes that enable and disable the device based on the presence of an input signal. Mode 1 monitors the ADC input signal. Mode 2 monitors the ADC output, and offers a faster wake up time (<10ms) compared to Mode 1. Mode 3 monitors the I<sup>2</sup>S interface and enables the device on the rising edge of WS.

The low power mode is configured through the Low Power Control Register (0x533h) (Table 29). Bit 0 (AUDET\_EN) enables the automatic signal detection. Bits 2:1 (AUDET\_LEVEL) set the ADC input threshold. Bits 5:4 (LPWR\_MODE) select the operating mode. Bits 11:8 (TIMEOUT\_DLY) sets the delay time between loss of audio signal/WS clock to device disable. Bits 23:12 (ADC\_TH) sets the ADC output threshold.

#### **DIGITAL MIXER**

The digital mixer *Figure 12* is responsible for routing the digital audio signals within the LM48903. The digital mixer is configured through the Digital Mixer register (0x522h). There are six inputs to the digital mixer, left and right ADC data, left and right l<sup>2</sup>S RX data, and two DSP output channels. ADC and l<sup>2</sup>S RX data can be routed to the DSP inputs (DSP\_L and DSP\_R), the class D amplifiers (OUT1-OUT2), and the l<sup>2</sup>S TX buses. The DSP output data can be routed to the class D amplifiers, and the l<sup>2</sup>S TX buse.

The digital mixer includes independent digital gain blocks for the ADC and  $I^2S$  RX data. The gain range is -76.5dB to 18dB in 1.5dB steps. The ADC gain is set by bits 5:0 (ADC\_LVL) of the Digital Mixer Control Register (0x522h). The  $I^2S$  gain is set by bits 13:8 (I2S\_LVL) of the Digital Mixer Control Register. With a 0dBFS input and  $I^2S$ \_LVL = 110011 (0dB), the output voltage is  $3.36V_{BMS}$ .

For additional output routing flexibility, use the digital mixer in conjunction with the Array filter channel routing. The Array filter channel routing control selects which filter channel is output on each DSP output. The DSP must be active to use the Array filter channel routing, however, no coefficients are required. With no spatial effect, Array filter channel contains left channel audio data, channel contains right channel audio data. The Array filter channel routing is controlled by bits 19:16 in the Filter Control Register (0X500h). See DSP Output Selection section.





FIGURE 12. Digital Mixer

## **SPATIAL ENGINE (DSP)**

The LM48903 Spatial Engine is a specialized DSP that is optimized for TI's proprietary spatial audio algorithm. The Spatial Engine consists of two processing stages, the Pre Filter and Array Filter (Figure 14). The filters perform different portions of the spatial processing, and are configured and controlled independent of each other. The Pre Filter uses virtual speaker positioning to set the width of the sound stage. The Array Filter is responsible for equalization and positioning the audio content within the virtual sound stage created by the Pre Filter.



**FIGURE 13. DSP Routing** 

#### Filter Enable and Filter Bypass

The Pre Filter and Array Filter are enabled independently. Filter Control Register (0x500h) bit 30 (PRE\_ENABLE) enables the Pre Filter, bit 31 (ARRAY\_ENABLE) enables the Array Filter. The independent filter enables maximize power savings when only a portion of the LM48903's DSP processing is required.

The filter bypass allows audio data to pass through the DSP without any processing. The Pre Filter and Array Filter can be independently bypassed. Filter Control Register (0x500h) bit 28 (PRE\_BYPASS) bypasses the Pre Filter, bit 29 (ARRAY\_BYPASS) bypasses the Array Filter. When using a portion of the DSP path, bypass the filter that is not in use. Audio data will not pass through the disabled filter. For example, if the Pre Filter is disabled while the Array Filter is enabled, bypass the Pre Filter.

#### Compressor

The Pre filter and Array filter each have a compressor that monitors the filter output and maintains the amplitude below the set threshold (Figure 15). The compressors have four user configurable settings, compressor threshold (COMP\_TH), pre-compression gain (G1\_GAIN), compression ratio (COMP\_RATIO), and post compression gain (POST\_GAIN). COMP\_TH sets the threshold above which the compression is applied to the filter output signal. G1\_GAIN sets the gain applied before compression. COMP\_RATIO sets the linear compression ratio applied to the filter output signal. POST\_GAIN sets the post compression gain, increasing the compressor output signal when either COMP\_TH is low or COMP\_RATIO is high.

Compressor Control Register 1 (0x501h) configures the Pre Filter compressor. Bits 4:0 (COMP\_TH) set the Pre Filter compressor threshold. Bits 7:5 (G1\_GAIN set the Pre Filter pre-compression gain. Bits 10:8 (COMP\_RATIO) set the Pre Filter compression ratio. Bits 14:12 (POST\_GAIN) set the post compression gain.

The Array Filter outputs can be routed through one of two compressors, allowing different signal paths to have different compression profiles. This feature is useful if the LM48903 outputs are driving different speakers, for example, two tweeters and two subwoofers. One compression profile is applied to the tweeter channels, while the second compression profile is applied to the subwoofer channels. Bits 19:16 of Compressor Control Register 1 and Compressor Control Register 2 (0x502h) configure the Array Filter. Bits 14:0 of the Compressor Control Register 2 configure the Array Filter compressor 0. Bits 30:16 configure the Array Filter compressor 1. The Compressor Control Register 1 bits 17:16 (ARRAY\_COMP\_SELECT) selects the compressor setting used by each Array Filter channel. Bit 16 controls DSP channel 1, bit 17 controls DSP channel 2. Set the desired channel ARRAY\_COMP\_SELECT bit = 0 to select compressor 0, set the desired channel ARRAY\_COMP\_SELECT bit = 1 to select compressor 1.




FIGURE 14. DSP Core Diagram

#### **DSP Output Selection**

#### **CLOCK REQUIREMENTS**

The LM48903 requires an external clock source for proper operation, regardless of input source or device configuration. The device derives the ADC, digital mixer, DSP, I²S port, and PWM clocks from the external clock. The clock can be derived from either MCLK or SCLK inputs. Set bit 11 (I²S\_CLK) of the Enable and Clock configuration register (0x521h) to 0 to select MCLK, set I²S\_CLK to 1 to select SCLK. The LM48903 accepts five different clock frequencies, 1.536, 3.072, 6.114, 12.288, and 24.576MHz. Set bits 10:8 (MCLK\_RATE) of the Enable and Clock Configuration Register to the appropriate clock frequency. In systems where both MCLK and SCLK are available, choose the lower frequency clock for improved power consumption.

#### SHUTDOWN FUNCTION

There are two ways to shutdown the LM48903, hardware mode, and software mode. The default is hardware mode.

Set bit 1 (FORCE) of the Enable and Clock Configuration Register (0x521h) to 0 to enable hardware shutdown mode. In hardware mode, the device is enabled and disabled through  $\overline{SHDN}$ . Connect  $\overline{SHDN}$  to  $V_{DD}$  for normal operation. Connect  $\overline{SHDN}$  to GND to disable the device. Hardware shutdown mode supports a one shot, or momentary switch  $\overline{SHDN}$  input. When bit 2 (PULSE) of the Enable and Clock Configuration Register (0x521h) is set to 1, the LM48903 responds to a rising edge on  $\overline{SHDN}$  to change the device state. When PULSE = 0, the device requires a stable logic level on  $\overline{SHDN}$ .

Set FORCE = 1 to enable software shutdown mode. In software shutdown mode, the device is enabled and disabled through bit 0 (ENABLE) of the Enable and Clock Configuration Register (0x512h). Set ENABLE = 0 to disable the LM48903. Set ENABLE = 1 to enable the LM48903.

In either hardware or software mode, the content of the LM48903 memory registers is retained after the device is disabled, as long as power is still applied to the device. Minimize power consumption by disabling the PMC clock oscillator when the LM48903 is shutdown. Set bit 12 (PMC\_CLK\_SEL) and bit 14 (QSA\_CLK\_STOP) of the Enable and Clock configuration Register (0x521h) = 1 to disable the PMC clock oscillator.

#### **EXTERNAL CAPACITOR SELECTION**

#### **Power Supply Bypassing and Filtering**

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Typical applications employ a voltage regulator with  $10\mu\text{F}$  and  $0.1\mu\text{F}$  bypass capacitors that increase supply stability. These capacitors do not eliminate the need for bypassing of the LM48903 supply pins. A  $1\mu\text{F}$  capacitor is recommended for  $10V_{DD}$ ,  $PLLV_{DD}$ ,  $DV_{DD}$ , and  $AV_{DD}$ . A  $2.2\mu\text{F}$  capacitor is recommended for  $PV_{DD}$ .

#### **REF and BYPASS Capacitor Selection**

For best performance, bypass REF with a 4.7µF ceramic capacitor.

#### INPUT CAPACITOR SELECTION

The LM48903 analog inputs require input coupling capacitors. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM48903. The input capacitors create a high-pass filter with the input resistors  $R_{\rm IN}$ . The -3dB point of the high pass filter is found using Equation (1) below.

$$f = 1 / 2\pi R_{IN}C_{IN}$$

Where the value of  $R_{IN}$  is  $20k\Omega$ .

The input capacitors can also be used to remove low frequency content from the audio signal. Small speakers cannot reproduce, and may even be damaged by low frequencies. High pass filtering the audio signal helps protect the speakers. When the LM48903 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

#### **PCB LAYOUT GUIDELINES**

As output power increases, interconnect resistance (PCB traces and wires) between the amplifier, load, and power supply create a voltage drop. The voltage loss due to the traces between the LM48903 and the load results in lower output power and decreased efficiency. Higher trace resistance between the supply and the LM48903 has the same effect as a poorly regulated supply, increasing ripple on the supply line, and reducing peak output power. The effects of residual trace resistance increases as output current increases due to higher output power, decreased load impedance or both. To maintain the highest output voltage swing and corresponding peak output power, the PCB traces that connect the output pins to the load and the supply pins to the power supply should be as wide as possible to minimize trace resistance.

The use of power and ground planes will give the best THD+N performance. In addition to reducing trace resistance, the use of power planes creates parasitic capacitors that help to filter the power supply line.


The inductive nature of the transducer load can also result in overshoot on one of both edges, clamped by the parasitic diodes to GND and  $V_{\rm DD}$  in each case. From an EMI standpoint, this is an aggressive waveform that can radiate or conduct to other components in the system and cause interference. In is essential to keep the power and output traces short and well shielded if possible. Use of ground planes beads and micros-strip layout techniques are all useful in preventing unwanted interference.

As the distance from the LM48903 and the speaker increases, the amount of EMI radiation increases due to the output wires or traces acting as antennas become more efficient with length. Ferrite chip inductors places close to the LM48903 outputs may be needed to reduce EMI radiation.

# **Revision History**

Rev	Date	Description
1.0	04/12/12	Initial WEB released.

## Physical Dimensions inches (millimeters) unless otherwise noted



30-pin micro SMD
Order NumberLM48903TL
NS Package Number TLA30HHA
X1 = 2670±0.03mm X2 = 3179±0.03mm X3 = 0.6±0.075mm

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

**Applications** 

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Products** 

Wireless Connectivity

#### Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications dataconverter.ti.com Computers and Peripherals www.ti.com/computers **Data Converters DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt www.ti.com/space-avionics-defense power.ti.com Space, Avionics and Defense Microcontrollers Video and Imaging microcontroller.ti.com www.ti.com/video www.ti-rfid.com **OMAP Mobile Processors** www.ti.com/omap

TI E2E Community Home Page

www.ti.com/wirelessconnectivity

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated

e2e.ti.com