Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



38C3 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 38C3 group is the 8-bit microcomputer based on the 740 family core technology.

The 38C3 group has a LCD drive control circuit, a 10-channel A-D converter, and a Serial I/O as additional functions.

The various microcomputers in the 38C3 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 38C3 group, refer to the section on group expansion.

FFATURES

●LCD drive control circuit
Bias 1/1, 1/2, 1/3
Duty 1/1, 1/2, 1/3, 1/4
Common output
Segment output
●2 Clock generating circuit
(connect to external ceramic resonator or quartz-crystal oscillator)
●Power source voltage
In high-speed mode4.0 to 5.5 V
In middle-speed mode
In low-speed mode
● Power dissipation
In high-speed mode
(at 8 MHz oscillation frequency)
In low-speed mode45 μW
(at 32 kHz oscillation frequency, at 3 V power source voltage)
● Operating temperature range – 20 to 85°C

APPLICATIONS

Camera, household appliances, consumer electronics, etc.




Fig. 1 M38C34M6AXXXFP pin configuration






Fig. 2 Functional block diagram



PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function					
			Function except a port function				
Vcc, Vss	Power source	Apply voltage of 2.5 V to 5.5 V to Vcc, and 0 V to Vss.					
VREF	Analog reference voltage	Reference voltage input pin for A-D converter.					
AVss	Analog power source	GND input pin for A-D converter. Connect to Vss.	Connect to Vss.				
RESET	Reset input	Reset input pin for active "L."					
XIN	Clock input	Input and output pins for the main clock generating circuit. Feedback resistor is built in between XIN pin and XOUT pin.					
Хоит	Clock output	Connect a ceramic resonator or a quartz-crystal oscillator oscillation frequency. If an external clock is used, connect the clock source to the	·				
VL1 – VL3	LCD power source	Input 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VCC voltage. Input 0 − VL3 voltage to LCD.					
COM ₀ – COM ₃	Common output	 LCD common output pins. COM1, COM2, and COM3 are not used at 1/1 duty ratio. COM2 and COM3 are not used at 1/2 duty ratio. COM3 is not used at 1/3 duty ratio. 	S _C				
P00/SEG9 – P07/SEG15	I/O port P0	8-bit I/O port. CMOS compatible input level. CMOS 3-state output structure.	LCD segment pins				
P10/SEG16 - P17/SEG23	I/O port P1	I/O direction register allows each port to be individually programmed as either input or output. Pull-down control is enabled.					
P20/SEG0 – P27/SEG7	I/O port P2	20					
P30/SEG24 – P37/SEG31	Output port P3	8-bit output port. CMOS state output. Pull-down control is enabled.					
P40/SCLK2	I/O port P4	8-bit I/O port.	Serial I/O function pin				
P41/T10UT	1	CMOS compatible input level.	Timer output pin				
P42/T30UT]	CMOS 3-state output structure. I/O direction register allows each pin to be individually	Timer output pin				
P43/ф	1	programmed as either input or output.	• φ output pin				
P44/SIN, P45/SOUT, P46/SCLK1,		Pull-up control is enabled.	Serial I/O function pins				
P47/SRDY							

Table 2 Pin description (2)

Pin	Name	Function	
		2.770101	Function except a port function
P51	Input port P5	1-bit input pin. CMOS compatible input level.	
P50/TAOUT	I/O port P5	• 7-bit I/O port.	Timer A output pin
P52/PWM1		CMOS compatible input level. CMOS 3-state output structure.	PWM1 output (timer output) pin
P53/CNTR0, P54/CNTR1		 I/O direction register allows each pin to be individually programmed as either input or output. 	External count I/O pins
P55/INT0, P56/INT1, P57/INT2		Pull-up control is enabled.	External interrupt input pins
P60/AN0 – P67/AN7	I/O port P6	8-bit I/O port. CMOS compatible input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled.	A-D conversion input pins
P70/XCOUT, P71/XCIN	I/O port P7	2-bit I/O port. CMOS compatible input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled.	Sub-clock generating circuit I/O pins
P80 – P87	I/O port P8	8-bit I/O port. TTL input level. CMOS 3-state output structure. I/O direction register allows each pin to be individually programmed as either input or output. Pull-up control is enabled.	Key input (Key-on wake-up) interrupt input pins



PART NUMBERING




Fig. 3 Part numbering

GROUP EXPANSION

Mitsubishi plans to expand the 38C3 group as follows.

Memory Type

Support for mask ROM, One Time PROM, and EPROM versions

Memory Size

ROM/PROM size	16 K to	48 K bytes
RAM size	512 to	1024 bytes

Packages




Fig. 4 Memory expansion plan

Currently planning products are listed below.

Table 3 Support products

As of April 1998

Product name	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks
M38C34M6AXXXFP	24576 (24446)	640		Mask ROM version
M38C37ECAXXXFP			80P6N-A	One Time PROM version
M38C37ECAFP	49152 (49022)	1024		One Time PROM version (blank)
M38C37ECAFS			80D0	EPROM version
M38C34M6MXXXFP	24576 (24446)	640		Mask ROM version
M38C37ECMXXXFP			80P6N-A	One Time PROM version
M38C37ECMFP	49152 (49022)	1024		One Time PROM version (blank)
M38C37ECMFS			80D0	EPROM version



FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 38C3 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP, WIT, MUL, and DIV instruction can be used.

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.

The CPU mode register is allocated at address 003B16.




Fig. 5 Structure of CPU mode register

MEMORY

Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 6 Memory map diagram



000 ₁₆ Port P0 (P0)		002016	Timer 1 (T1)
001 ₁₆ Port P0 direction re	egister (P0D)	002116	Timer 2 (T2)
002 ₁₆ Port P1 (P1)		002216	Timer 3 (T3)
003 ₁₆ Port P1 direction re	egister (P1D)	002316	Timer 4 (T4)
004 ₁₆ Port P2 (P2)		002416	Timer 5 (T5)
005 ₁₆ Port P2 direction re	egister (P2D)	002516	Timer 6 (T6)
006 ₁₆ Port P3 (P3)		002616	
00716		002716	Timer 6 PWM register (T6PWM)
008 ₁₆ Port P4 (P4)		002816	Timer 12 mode register (T12M)
009 ₁₆ Port P4 direction re	gister (P4D)	002916	Timer 34 mode register (T34M)
00A ₁₆ Port P5 (P5)		002A ₁₆	Timer 56 mode register (T56M)
00B ₁₆ Port P5 direction re	gister (P5D)	002B ₁₆	φ output control register (CKOUT)
00C ₁₆ Port P6 (P6)		002C ₁₆	Timer A register (low) (TAL)
00D ₁₆ Port P6 direction re	egister (P6D)	002D ₁₆	Timer A register (high) (TAH)
00E ₁₆ Port P7 (P7)		002E ₁₆	Compare register (low) (CONAL)
00F ₁₆ Port P7 direction re	egister (P7D)	002F ₁₆	Compare register (high) (CONAH)
010 ₁₆ Port P8 (P8)		003016	Timer A mode register (TAM)
011 ₁₆ Port P8 direction re	egister (P8D)	003116	Timer A control register (TACON)
01216		003216	A-D control register (ADCON)
01316		003316	A-D conversion register (low) (ADL)
01416		003416	A-D conversion register (high) (ADH)
01516		003516	A
016 ₁₆ PULL register A (P	ULLA)	003616	
)17 ₁₆ PULL register B (P	ULLB)	003716	
018 ₁₆ Port P8 output sele	ction register (P8SEL)	003816	Segment output enable register (SEG)
O19 ₁₆ Serial I/O control re	egister 1 (SIOCON1)	003916	LCD mode register (LM)
01A ₁₆ Serial I/O control re	egister 2 (SIOCON2)	003A ₁₆	Interrupt edge selection register (INTEDGE)
01B ₁₆ Serial I/O register (SIO)	003B ₁₆	CPU mode register (CPUM)
)1C ₁₆			Interrupt request register 1 (IREQ1)
)1D ₁₆		003D ₁₆	Interrupt request register 2 (IREQ2)
01E ₁₆	5.70		Interrupt control register 1 (ICON1)
)1F ₁₆		003F ₁₆	Interrupt control register 2 (ICON2)
ROM correct enab			ROM correct high-order address register 5 (Note)
· · ·	order address register 1 (Note)		ROM correct low-order address register 5 (Note)
	rder address register 1 (Note)		ROM correct high-order address register 6 (Note)
	order address register 2 (Note)		ROM correct low-order address register 6 (Note)
	rder address register 2 (Note)		ROM correct high-order address register 7 (Note)
	order address register 3 (Note)		ROM correct low-order address register 7 (Note)
	rder address register 3 (Note)		ROM correct high-order address register 8 (Note)
ROM correct high-	order address register 4 (Note)	0F11 ₁₆	ROM correct low-order address register 8 (Note)
F09 ₁₆ ROM correct low-c	rder address register 4 (Note)		

Fig. 7 Memory map of special function register (SFR)

I/O PORTS [Direction Registers (ports P2, P4, P50, P52–P57, and P6–P8)]

The I/O ports P2, P4, P50, P52–P57, and P6–P8 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

[Direction Registers (ports P0 and P1)]

Ports P0 and P1 have direction registers which determine the input/output direction of each individual port.

Each port in a direction register corresponds to one port, each port can be set to be input or output.

When "0" is written to the bit 0 of a direction register, that port becomes an input port. When "1" is written to that port, that port becomes an output port. Bits 1 to 7 of ports P0 and P1 direction registers are not used.

Pull-up/Pull-down Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports except for ports P3 and P51 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.

Port P8 Output Selection

Ports P80 to P87 can be switched to N-channel open-drain output by setting "1" to the port P8 output selection register.




Fig. 8 Structure of PULL register A and PULL register B




Fig. 9 Structure of port P8 output selection register

Table 4 List of I/O port function (1)

Pin	Name	Input/Output	I/O format	Non-port function	Related SFRs	Ref. No.
P00/SEG8 – P07/SEG15	Port P0	Input/Output, port unit	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable reg- ister	(1)
P10/SEG16 – P17/SEG23	Port P1	Input/Output, port unit	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable reg- ister	
P20/SEG0 – P27/SEG7	Port P2	Input/Output, individual bits	CMOS compatible input CMOS 3-state output	LCD segment output	PULL register A Segment output enable reg- ister	
P30/SEG24 – P37/SEG31	Port P3	Output, individual bits	CMOS 3-state output	LCD segment output	Segment output enable register	(2)



Table 5 List of I/O port function (2)

Pin	Name	Input/Output	I/O format	Non-port function	Related SFRs	Ref. No.
P40/SCLK2	Port P4	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Serial I/O function I/O	Serial I/O control registers 1, 2 PULL register B	(3)
P41/T10UT				Timer output	Timer 12 mode register PULL register B	(4)
P42/T30UT				Timer output	Timer 34 mode register PULL register B	(4)
P43/ф				φ clock output	φ output control register PULL register B	(5)
P44/SIN P45/SOUT P46/SCLK1 P47/SRDY				Serial I/O function I/O	Serial I/O control registers 1, 2 PULL register B	(6) (7) (8) (9)
P50/TAOUT	Port P5	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Timer A output	Timer A mode register Timer A control reigster PULL register B	(10)
P51		Input	CMOS compatible input level	_0		(11)
P52/PWM1		Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	PWM output	Timer 56 mode register PULL register B	(4)
P53/CNTR0 P54/CNTR1				External count I/O	Interrupt edge selection register PULL register B	(12)
P55/INT0 P56/INT1 P57/INT2			~	External interrupt input	Interrupt edge selection register PULL register B	(12)
P60/AN0 - P67/AN7	Port P6	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	A-D converter input	A-D control register PULL register B	(13)
P70/XCIN	Port P7	Input/Output,	CMOS compatible input	Sub-clock generating	CPU mode register	(14)
P71/Xcout		individual bits	level CMOS 3-state output	circuit I/O	PULL register A	(15)
P80 – P87	Port P8	Input/Output, individual bits	CMOS compatible input level CMOS 3-state output	Key input (key-on wake-up) interrupt in- put	Interrupt control register 2 PULL register A	(17)
COMo - COM3	Common	Output	LCD common output		LCD mode register	(16)

Notes 1: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.

When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.

2: For details of the functions of ports P0 to P3 in modes other than single-chip mode, and how to use double function ports as function I/O ports, refer to the applicable sections.




Fig. 10 Port block diagram (1)






Fig. 11 Port block diagram (2)




Fig. 12 Port block diagram (3)



Micec

INTERRUPTS

Interrupts occur by sixteen sources: six external, nine internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0"

Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

- 1. The processing being executed is stopped.
- 2. The contents of the program counter and processor status register are automatically pushed onto the stack.
- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- The interrupt jump destination address is read from the vector table into the program counter.

■Notes on Interrupts

When the active edge of an external interrupt (INT0 – INT2, CNTR0 or CNTR1) is set or an vector interrupt source where several interrupt source is assigned to the same vector address is switched, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

- (1) Disable the interrupt.
- (2) Change the active edge in interrupt edge selection register.
- (3) Clear the set interrupt request bit to "0."
- (4) Enable the interrupt.



Table 6 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addres	sses (Note 1)	Interrupt Request	Remarks
interrupt Source	Filolity	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
INT ₀	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo intput	External interrupt (active edge selectable)
INT1	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
INT2	4	FFF716	FFF616	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
Serial I/O	5	FFF516	FFF416	At completion of serial I/O data transmit/receive	Valid when serial I/O is selected
Timer A	6	FFF316	FFF216	At timer A underflow	
Timer 1	7	FFF116	FFF016	At timer 1 underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	STP release timer underflow
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
Timer 4	10	FFEB16	FFEA16	At timer 4 underflow	
Timer 5	11	FFE916	FFE816	At timer 5 underflow	
Timer 6	12	FFE716	FFE616	At timer 6 underflow	
CNTR ₀	13	FFE516	FFE416	At detection of either rising or falling edge of CNTRo input	External interrupt (active edge selectable)
CNTR ₁	14	FFE316	FFE216	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Key input (Key- on wake-up)	15	FFE116	FFE016	At falling of port P8 (at input) input logical level AND	External interrupt (falling valid)
A-D conversion	16	FFDF16	FFDE16	At completion of A-D conversion	Valid when A-D conversion interrupt is selected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt

Notes 1: Vector addresses contain interrupt jump destination addresses.



^{2:} Reset function in the same way as an interrupt with the highest priority.




Fig. 13 Interrupt control




Fig. 14 Structure of interrupt-related registers

Key Input Interrupt (Key-on Wake-Up)

A key input interrupt request is generated by applying "L" level to any pin of port P8 that have been set to input mode. In other words, it is generated when AND of input level goes from "1" to "0". An example

of using a key input interrupt is shown in Figure 15, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P80–P83.




Fig. 15 Connection example when using key input interrupt and port P8 block diagram



TIMERS 8-Bit Timer

The 38C3 group has six built-in timers: Timer 1, Timer 2, Timer 3, Timer 4. Timer 5, and Timer 6.

Each timer has the 8-bit timer latch. All timers are down-counters. When the timer reaches "0016," an underflow occurs with the next count pulse. Then the contents of the timer latch is reloaded into the timer and the timer continues down-counting. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1."

The count can be stopped by setting the stop bit of each timer to "1." The system clock ϕ can be set to either the high-speed mode or low-speed mode with the CPU mode register. At the same time, timer internal count source is switched to either f(XIN) or f(XCIN).

Timer 1, Timer 2

The count sources of timer 1 and timer 2 can be selected by setting the timer 12 mode register. A rectangular waveform of timer 1 underflow signal divided by 2 is output from the P41/T10UT pin. The waveform polarity changes each time timer 1 overflows. The active edge of the external clock CNTRo can be switched with the bit 6 of the interrupt edge selection register.

At reset or when executing the STP instruction, all bits of the timer 12 mode register are cleared to "0," timer 1 is set to "FF16," and timer 2 is set to "0116."

●Timer 3, Timer 4

The count sources of timer 3 and timer 4 can be selected by setting the timer 34 mode register. A rectangular waveform of timer 3 underflow signal divided by 2 is output from the P42/T30UT pin. The waveform polarity changes each time timer 3 overflows. The active edge of the external clock CNTR1 can be switched with the bit 7 of the interrupt edge selection register.

●Timer 5. Timer 6

The count sources of timer 5 and timer 6 can be selected by setting the timer 56 mode register. A rectangular waveform of timer 6 underflow signal divided by 2 can be output from the P52/PWM1 pin.

●Timer 6 PWM1 Mode

Timer 6 can output a rectangular waveform with "H" duty cycle n/ (n+m) from the P52/PWM1 pin by setting the timer 56 mode register (refer to Figure 17). The n is the value set in timer 6 latch (address 002516) and m is the value in the timer 6 PWM register (address 002716). If n is "0," the PWM output is "L," if m is "0," the PWM output is "H" (n = 0 is prior than m = 0). In the PWM mode, interrupts occur at the rising edge of the PWM output.




Fig. 16 Structure of Timer Related Register




Fig. 17 Block diagram of timer






Fig. 18 Timing chart of timer 6 PWM1 mode

16-bit Timer

Timer A is a 16-bit timer that can be selected in one of four modes by the timer A mode register and the timer A control register.

●Timer A

The timer A operates as down-count. When the timer contents reach "000016", an underflow occurs at the next count pulse and the timer latch contents are reloaded. After that, the timer continues count-down. When the timer underflows, the interrupt request bit corresponding to the timer A is set to "1".

(1) Timer mode

The count source can be selected by setting the timer A mode regis-

(2) Pulse output mode

Pulses of which polarity is inverted each time the timer underflows are output from the TAOUT pin. Except for that, this mode operates just as in the timer mode.

When using this mode, set port P50 sharing the TAOUT pin to output mode.

(3) IGBT output mode

After dummy output from the TAOUT pin, count starts with the INT0 pin input as a trigger. When the trigger is detected or the timer A underflows, "H" is output from the the TAOUT pin.

When the count value corresponds with the compare register value, the TAOUT output becomes "L". When the INTo signal becomes "H", the TAOUT output is forced to become "L".

After noise is cleared by noise filters, judging continuous 4-time same levels with sampling clocks to be signals, the INTo signal can use 4

types of delay time by a delay circuit.

When using this mode, set port P55 sharing the INTo pin to input mode and set port P50 sharing the TAOUT pin to output mode. It is possible to force the timer A output to be "L" using pins INT1 and

INT2 by the timer A control register.

(4) PWM mode

IGBT dummy output, an external trigger with the INTo pin and output control with pins INT1 and INT2 are not used. Except for those, this mode operates just as in the IGBT output mode.

The period of PWM waveform is specified by the timer A set value. The "H" term is specified by the compare register set value.

When using this mode, set port P50 sharing the TAOUT pin to output mode.






Fig. 19 Block diagram of timer A




Fig. 20 Structure of timer A related registers






Fig. 21 Timing chart of timer A PWM, IGBT output modes

■Notes on Timer A

(1) Write order to timer A

- In the timer and pulse output modes, write to the timer A register (low-order) first and to the timer A register (high-order) next. Do not write to only one side.
- In the IGBT and PWM modes, write to the registers as follows: the compare register (high- and low-order) the timer A register (low-order)

the timer A register (high-order).

It is possible to use whichever order to write to the compare register (high- and low-order). However, write both the compare register and the timer A register at the same time.

(2) Read order to timer A

- In all modes, read to the timer A register (high-order) first and to the timer A register (low-order) next. Read order to the compare register is not specified.
- If reading to the timer A register during write operation or writing to it during read operation, normal operation will not be performed.

(3) Write to timer A

 When writing a value to the timer A address to write to the latch only, the value is set into the reload latch and the timer is updated at the next underflow. Normally, when writing a value to the timer A address, the value is set into the timer and the timer latch at the same time, because they are written at the same time.

When writing to the latch only, if the write timing to the high-order reload latch and the underflow timing are almost the same, an expected value may be set in the high-order counter.

Do not switch the timer count source during timer count operation.
 Stop the timer count before switching it. Additionally, when performing write to the latch and the timer at the same time, the timer count value may change large.

(4) Set of timer A mode register

Set the write control bit to "1" (write to the latch only) when setting the IGBT and PWM modes.

Output waveform simultaneously reflects the contents of both registers at the next underflow after writing to the timer A register (high-order).

(5) Output control function of timer A

When using the output control function (INT1 and INT2) in the IGBT mode, set the levels of INT1 and INT2 to "H" in the falling edge active or to "L" in the rising edge active before switching to the IGBT mode.



SERIAL I/O

The 38C3 group has a built-in 8-bit clock synchronous serial I/O. The

I/O pins of serial I/O also operate as I/O port P4, and their function is selected by the serial I/O control register 1 (address 001916).




Fig. 22 Block diagram of serial I/O

[Serial I/O Control Registers 1, 2 (SIOCON1, SIOCON2)] 001916, 001A16

Each of the serial I/O control registers 1, 2 contains 8 bits that select various control parameters of serial I/O.

●Operation in serial I/O mode

Either an internal clock or an external clock can be selected as the synchronous clock for serial I/O transfer. A dedicated divider is built-in as the internal clock, giving a choice of six clocks.

When internal clock is selected, serial I/O starts to transfer by a write signal to the serial I/O register (address 001B16). After 8 bits have been transferred, the Sout pin goes to high impedance.

When external clock is selected, the clock must be controlled externally because the contents of the serial I/O register continue to shift while the transfer clock is input. In this case, the SOUT pin does not go to high impedance at the completion of data transfer.

The interrupt request bit is set at the end of the transfer of 8 bits, regardless of whether the internal or external clock is selected.




Fig. 23 Structure of serial I/O control register




Fig. 24 Serial I/O timing (for LSB first)



A-D CONVERTER

The 38C3 group has a 10-bit A-D converter. The A-D converter performs successive approximation conversion.

[A-D Conversion Register (AD)] 003316, 003416

One of these registers is a high-order register, and the other is a low-order register. The high-order 8 bits of a conversion result is stored in the A-D conversion register (high-order) (address 003416), and the low-order 2 bits of the same result are stored in bit 7 and bit 6 of the A-D conversion register (low-order) (address 003316).

During A-D conversion, do not read these registers.

[A-D Control Register (ADCON)] 003216

This register controls A-D converter. Bits 2 to 0 are analog input pin selection bits. Bit 4 is an AD conversion completion bit and "0" during A-D conversion. This bit is set to "1" upon completion of A-D conversion.

A-D conversion is started by setting "0" in this bit.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVSS and VREF, and outputs the divided voltages.

[Channel Selector]

The channel selector selects one of the input ports P67/AN7–P60/AN0 and inputs it to the comparator.

[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD conversion interrupt request bit to "1."

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 500 kHz during A-D conversion. Use a CPU system clock dividing the main clock XIN as the internal system clock.




Fig. 25 Structure of A-D control register




Fig. 26 Block diagram of A-D converter



LCD DRIVE CONTROL CIRCUIT

The 38C3 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- · LCD display RAM
- Segment output enable register
- LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- · Bias control circuit

A maximum of 32 segment output pins and 4 common output pins can be used.

Up to 128 pixels can be controlled for a LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the

segment output enable register, and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 7 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixels
1	32 dots or 8 segment LCD 4 digits
2	64 dots or 8 segment LCD 8 digits
3	96 dots or 8 segment LCD 12 digits
4	128 dots or 8 segment LCD 16 digits




Fig. 27 Structure of LCD related registers






Fig. 28 Block diagram of LCD controller/driver



Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage value shown in Table 8 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Common Pin and Duty Ratio Control

The common pins (COMo–COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

When selecting 1-duty ratio, 1/1 bias can be used.

Table 8 Bias control and applied voltage to VL1-VL3

Bias value	Voltage value
1/3 bias	VL3=VLCD VL2=2/3 VLCD VL1=1/3 VLCD
1/2 bias	VL3=VLCD VL2=VL1=1/2 VLCD
1/1 bias (1-duty ratio)	VL3=VLCD VL2=VL1=VSS

Note 1: VLCD is the maximum value of supplied voltage for the LCD panel.

Table 9 Duty ratio control and common pins used

Duty ratio	Duty ratio s	selection bit	Common pins used		
	Bit 1	Bit 0			
1	0	0	COMo (Note 1)		
2	0	1	COMo, COM1 (Note 2)		
3	1	0	COM0-COM2 (Note 3)		
4	1	1	COMo-COM3		

Notes 1:COM1, COM2, and COM3 are open.
2:COM2 and COM3 are open.

3:COM3 is open.




Fig. 29 Example of circuit at each bias

LCD Display RAM

Address 004016 to 004F16 is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(LCDCK) = \frac{(frequency of count source for LCDCK)}{(divider division ratio for LCD)}$$

Frame frequency=
$$\frac{f(LCDCK)}{duty \ ratio}$$

	_				_				
Bit	7	6	5	4	3	2	1	0	
Address									
004016		SE	ĒG₁		SEG ₀				
004116		SE	G₃		SEG ₂				
004216		SE	G₅		SEG ₄				
004316		SE	G ₇		SEG ₆				
004416	SEG ₉				SEG ₈				
004516	0045 ₁₆ SEG ₁₁					SEG ₁₀			
004616	0046 ₁₆ SEG ₁₃					SEG ₁₂			
004716	6 SEG ₁₅					SEG ₁₄			
004816		SE	G17		SEG ₁₆				
004916	SEG ₁₉				SEG ₁₈				
004A ₁₆		SE	G21		SEG ₂₀				
004B ₁₆	IB16 SEG23			SEG ₂₂					
004C ₁₆	SEG ₂₅				SEG ₂₄				
004D ₁₆	SEG ₂₇				SEG ₂₆				
004E ₁₆	SEG ₂₉				SEG ₂₈				
004F ₁₆	SEG ₃₁				SEG ₃₀				
	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM ₀	

Fig. 30 LCD display RAM map






Fig. 31 LCD drive waveform (1/2 bias)




Fig. 32 LCD drive waveform (1/3 bias)



ϕ **CLOCK OUTPUT FUNCTION**

The internal system clock ϕ can be output from port P43 by setting the ϕ output control register. Set "1" to bit 3 of the port P4 direction register when outputting ϕ clock.




Fig. 33 Structure of ϕ output control register



ROM CORRECTION FUNCTION

The 38C3 group has the ROM correction function correcting data at the arbitrary addresses in the ROM area.

[ROM correct address register] 0F0216 - 0F1116

This is the register to store the address performing ROM correction. There are two types of registers to correct up to 8 addresses: one is the register to store the high-order address and the other is to store the low-order address.

[ROM correct enable register (RC1)] 0F0116

This is the register to enable the ROM correction function. When setting the bit corresponding to the ROM correction address to "1", the ROM correction function is enabled.

It becomes invalid to the addresses of which corresponding bit is "0". All bits are "0" at the initial state.

[ROM correct data]

This is the register to store a correct data for the address specified by the ROM correct address register.

■Notes on ROM correction function

- To use the ROM correction function, transfer data to each ROM correct data register in the initial setting.
- Do not specify the same addresses in the ROM correct address register.

0F02 ₁₆	ROM correct high-order address register 1
0F03 ₁₆	ROM correct low-order address register 1
0F04 ₁₆	ROM correct high-order address register 2
0F05 ₁₆	ROM correct low-order address register 2
0F06 ₁₆	ROM correct high-order address register 3
0F07 ₁₆	ROM correct low-order address register 3
0F08 ₁₆	ROM correct high-order address register 4
0F09 ₁₆	ROM correct low-order address register 4
0F0A ₁₆	ROM correct high-order address register 5
0F0B ₁₆	ROM correct low-order address register 5
0F0C ₁₆	ROM correct high-order address register 6
0F0D ₁₆	ROM correct low-order address register 6
0F0E ₁₆	ROM correct high-order address register 7
0F0F16	ROM correct low-order address register 7
0F10 ₁₆	ROM correct high-order address register 8
0F11 ₁₆	ROM correct low-order address register 8

Fig. 34 Structure of ROM correct address register




Fig. 35 Structure of ROM correct data




Fig. 36 Structure of ROM correct enable register 1



RESET CIRCUIT

To reset the microcomputer, \overline{RESET} pin should be held at an "L" level for 2 μs or more. Then the \overline{RESET} pin is returned to an "H" level (the power source voltage should be between 2.5 V and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.5 V for Vcc of 2.5 V (switching to the high-speed mode, a power source voltage must be between 4.0 V and 5.5 V).




Fig. 37 Reset circuit example




Fig. 38 Reset sequence



38C3 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

(1) Port P0	000016 0016	(34) Timer A (high-order)	002D ₁₆ FF ₁₆
(2) Port P0 direction register	000116 0016	(35) Compare register (low-order)	002E ₁₆ 00 ₁₆
(3) Port P1	000216 0016	(36) Compare register (high-order)	002F16 0016
(4) Port P1 direction register	000316 0016	(37) Timer A mode register	003016 0016
(5) Port P2	000416 0016	(38) Timer A control register	003116 0016
(6) Port P2 direction register	000516 0016	(39) A-D control register	003216 1016
(7) Port P3	000616 0016	(40) Segment output enable register	003816 0016
(8) Port P4	000816 0016	(41) LCD mode register	003916 0016
(9) Port P4 direction register	000916 0016	(42) Interrupt edge selection register	003A ₁₆ 00 ₁₆
(10) Port P5	000A16 0016	(43) CPU mode register	003B16 0 1 0 0 1 0 0 0
(11) Port P5 direction register	000B16 0016	(44) Interrupt request register 1	003C ₁₆ 00 ₁₆
(12) Port P6	000C16 0016	(45) Interrupt request register 2	003D16 0016
(13) Port P6 direction register	000D16 0016	(46) Interrupt control register 1	003E16 0016
(14) Port P7	000E16 0016	(47) Interrupt control register 2	003F16 0016
(15) Port P7 direction register	000F16 0016	(48) ROM correct enable register 1	0F01 ₁₆ 00 ₁₆
(16) Port P8	001016 0016	(49) ROM correct high-order address	0F0216 FF16
(17) Port P8 direction register	001116 0016	register 1 (50) ROM correct low-order address	0F03 ₁₆ FF ₁₆
(18) PULL register A	001616 OF16	register 1 (51) ROM correct high-order address register 2	0F0416 FF16
(19) PULL register B	001716 0016	(52) ROM correct low-order address register 2	0F0516 FF16
(20) Port P8 output selection register	001816 0016	(53) ROM correct high-order address register 3	0F0616 FF16
(21) Serial I/O control register 1	001916 0016	(54) ROM correct low-order address register 3	0F07 ₁₆ FF ₁₆
(22) Serial I/O control register 2	001A ₁₆ 00 ₁₆	(55) ROM correct high-order address register 4	0F0816 FF16
(23) Timer 1	002 <mark>0</mark> 16 FF16	(56) ROM correct low-order address register 4	0F0916 FF16
(24) Timer 2	002116 0116	(57) ROM correct high-order address register 5	0F0A ₁₆ FF ₁₆
(25) Timer 3	002216 FF16	(58) ROM correct low-order address register 5	0F0B16 FF16
(26) Timer 4	002316 FF16	(59) ROM correct high-order address register 6	0F0C16 FF16
(27) Timer 5	0024 ₁₆ FF ₁₆	(60) ROM correct low-order address register 6	0F0D16 FF16
(28) Timer 6	002516 FF16	(61) ROM correct high-order address register 7	0F0E ₁₆ FF ₁₆
(29) Timer 12 mode register	002816 0016	(62) ROM correct low-order address register 7	0F0F16 FF16
(30) Timer 34 mode register	002916 0016	(63) ROM correct high-order address register 8	0F1016 FF16
(31) Timer 56 mode register	002A ₁₆ 00 ₁₆	(64) ROM correct low-order address register 8	0F11 ₁₆ FF ₁₆
(32) φ output control register	002B ₁₆ 00 ₁₆	(65) Processor status register	(PS)
(33) Timer A (low-order)	002C16 FF16	(66) Program counter	(PCH) FFFD ₁₆ contents
X: Not fixed			(PCL) FFFC16 contents

Fig. 39 Internal status at reset



CLOCK GENERATING CIRCUIT

The 38C3 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feedback resistor exists on-chip. However, an external feedback resistor is needed between XCIN and XCOUT.

Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

Frequency control (1) Middle-speed mode

The internal system clock is the frequency of XIN divided by 8. After reset, this mode is selected.

(2) High-speed mode

The internal system clock is the frequency of XIN divided by 2.

(3) Low-speed mode

The internal system clock is the frequency of XCIN divided by 2.

■Notes on clock generating circuit

If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).

Oscillation control

(1) Stop mode

If the STP instruction is executed, the internal system clock stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116."

Either XIN divided by 16 or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 12 mode register are cleared to "0." Set the interrupt enable bits of the timer 1 and timer 2 to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal system clock is not supplied to the CPU until timer 2 underflows. This allows time for the clock circuit oscillation to stabilize.

(2) Wait mode

If the WIT instruction is executed, the internal system clock stops at an "H" level. The states of XIN and XCIN are the same as the state before executing the WIT instruction. The internal system clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 40 Ceramic resonator circuit




Fig. 41 External clock input circuit






Fig. 42 Clock generating circuit block diagram




Fig. 43 State transitions of system clock

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1," then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n+1).

Multiplication and Division Instructions

- The index X mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

• Using an external clock

When using an external clock, input "H" to the external clock input pin and clear the serial I/O interrupt request bit before executing serial I/O transfer and serial I/O automatic transfer.

• Using an internal clock

When using an internal clock, set the synchronous clock to the internal clock, then clear the serial I/O interrupt request bit before executing a serial I/O transfer and serial I/O automatic transfer.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Therefore, make sure that f(XIN) is at least on 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal system clock by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal system clock is the same half of the XIN frequency in high-speed mode.

At STP Instruction Release

At the STP instruction release, all bits of the timer 12 mode register are cleared.

NOTES ON USE Notes on Built-in EPROM Version

The P51 pin of the One Time PROM version or the EPROM version functions as the power source input pin of the internal EPROM.

Therefore, this pin is set at low input impedance, thereby being affected easily by noise.

To prevent a malfunction due to noise, insert a resistor (approx. 5 k Ω) in series with the P51 pin.



DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- 1. Mask ROM Order Confirmation Form
- 2. Mark Specification Form
- 3. Data to be written to ROM, in EPROM form (three identical copies)

DATA REQUIRED FOR ROM WRITING ORDERS

The following are necessary when ordering a ROM writing:

- 1. ROM Writing Confirmation Form
- 2. Mark Specification Form
- 3. Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter.

Table 10 Programming adapter

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 44 is recommended to verify programming.




Fig. 44 Programming and testing of One Time PROM version

ELECTRICAL CHARACTERISTICS

Table 11 Absolute maximum ratings

Symbol		Parameter	Conditions	Ratings	Unit
Vcc	Power source v	Power source voltage		-0.3 to 7.0	V
VI	Input voltage	P00–P07, P10–P17, P20–P27, P40–P47, P50–P57, P60–P67, P70, P71, P80–P87	All voltages are based on	-0.3 to Vcc+0.3	V
VI	Input voltage	VL1	Vss. Output transistors are cut off.	-0.3 to VL2	V
VI	Input voltage	VL2	are cut on.	VL1 to VL3	V
VI	Input voltage	VL3		VL2 to VCC+0.3	V
VI	Input voltage	RESET, XIN		-0.3 to Vcc+0.3	V
Vo	Output voltage	P00-P07, P10-P17, P20-P27,	At output port	-0.3 to Vcc+0.3	V
	'	P30-P37	At segment output	-0.3 to VL3+0.3	V
Vo	Output voltage	COMo-COM3		-0.3 to VL3+0.3	V
Vo	Output voltage	P40–P47, P50, P52–P57, P60–P67, P70, P71, P80–P87		-0.3 to Vcc+0.3	V
Vo	Output voltage	Xout		-0.3 to Vcc+0.3	V
Pd	Power dissipation	on	Ta = 25°C	300	mW
Topr	Operating temp	erature	_dity	-20 to 85	°C
Tstg	Storage temper	ature		-40 to 125	°C

Table 12 Recommended operating conditions (Vcc = 2.5 to 5.5 V, $Ta = -20 \text{ to } 85^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter			1.17		
			Min.	Тур.	Max.	Unit
Vcc	Power source voltage	High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5	V
		Middle-speed mode f(XIN) = 8 MHz	2.5	5.0	5.5	V
		Low-speed mode	2.5	5.0	5.5	V
Vss	Power source voltage			0		V
VREF	A-D converter reference v	voltage	2.0		Vcc	V
AVss	Analog power source volt		0		V	
VIA	Analog input voltage AN	0-AN7	AVss		Vcc	V
VIH	"H" input voltage P00	P07, P10-P17, P20-P27	0.7Vcc		Vcc	V
VIH	"H" input voltage P40	P47, P50-P57, P60-P67, P70, P71 (CM4 = 0)	0.8Vcc		Vcc	V
VIH	"H" input voltage P80	P87	0.4Vcc		Vcc	V
VIH	"H" input voltage RES	SET	0.8Vcc		Vcc	V
VIH	"H" input voltage XIN		0.8Vcc		Vcc	V
VIL	"L" input voltage P00	–P07, P10–P17, P20–P27	0		0.3Vcc	V
VIL	"L" input voltage P40	D-P47, P50-P57, P60-P67, P70, P71 (CM4 = 0)	0		0.2Vcc	V
VIL	"L" input voltage P80)–P87	0		0.16Vcc	V
VIL	"L" input voltage RES	SET	0		0.2Vcc	V
VIL	"L" input voltage XIN		0		0.2Vcc	V

Table 13 Recommended operating conditions (Vcc = 2.5 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Parameter		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
$\Sigma \text{IOH(peak)}$	"H" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37 P80–P87, P50			-60	mA	
$\Sigma IOH(peak)$	"H" total peak output current (Note 1) P40–P47, P52–P57, P60–P67, P70, P71			-30	mA	
$\Sigma \text{IOL(peak)}$	"L" total peak output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37			40	mA	
$\Sigma \text{IOL(peak)}$	"L" total peak output current (Note 1) P80–P87, P50			80	mA	
ΣIOL(peak)	"L" total peak output current (Note 1) P40–P47, P52–P57, P60–P67, P70, P71			40	mA	
ΣIOH(avg)	"H" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37 P80–P87, P50			-30	mA	
ΣIOH(avg)	"H" total average output current (Note 1) P40–P47, P52–P57, P60–P67, P70, P71			-15	mA	
Σ IOL(avg)	"L" total average output current (Note 1) P00–P07, P10–P17, P20–P27, P30–P37	7.		20	mA	
Σ IOL(avg)	"L" total average output current (Note 1) P80–P87, P50			40	mA	
Σ IOL(avg)	"L" total average output current (Note 1) P40–P47, P52–P57, P60–P67, P70, P71			20	mA	
IOH(peak)	"H" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37			-2.0	mA	
IOH(peak)	"H" peak output current (Note 2) P40–P47, P50, P52–P57, P60–P67, P70, P71 P80–P87			-10	mA	
IOL(peak)	"L" peak output current (Note 2) P00–P07, P10–P17, P20–P27, P30–P37			5.0	mA	
IOL(peak)	"L" peak output current (Note 2) P40–P47, P52–P57, P60–P67, P70, P71			10	mA	
IOL(peak)	"L" peak output current (Note 2) P80–P87, P50			30	mA	
IOH(avg)	"H" average output current (Note 3) P00–P07, P10–P17, P20–P27, P30–P37			-2.0	mA	
IOH(avg)	"H" average output current (Note 3) P40–P47, P50, P52–P57, P60–P67, P70, P71 P80–P87			-5.0	mA	
IOL(avg)	"L" average output current (Note 3) P00–P07, P10–P17, P20–P27, P30–P37			2.5	mA	
IOL(avg)	"L" average output current (Note 3) P40–P47, P52–P57, P60–P67, P70, P71			5.0	mA	
IOL(avg)	"L" average output current (Note 3) P80-P87, P50			15	mA	

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.



^{2:} The peak output current is the peak current flowing in each port.

^{3:} The average output current is average value measured over 100 ms.

Table 14 Recommended operating conditions (Vcc = 2.5 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Symbol Parameter			Unit		
Symbol			Min.	Тур.	Max.	Offic
f(CNTR ₀)	Input frequency (duty cycle 50%)	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)		(Vcc ≤ 4.0 V)			(2XVcc)-4	MHz
f(XIN)	Main clock input oscillation frequency (Note 4)	High-speed mode $(4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V})$			8.0	MHz
		High-speed mode (Vcc ≤ 4.0 V)			(4XVcc)-8	MHz
		Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 4, 5)			32.768	50	kHz

Notes 4: When the oscillation frequency has a duty cycle of 50%.

^{5:} When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 15 Electrical characteristics (Vcc = 4.0 to 5.5 V, $Ta = -20 \text{ to } 85^{\circ}\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Тур.	Max.	
Voh	"H" output voltage	IOH = -2.0 mA	Vcc-2.0			V
	P00–P07, P10–P17, P20–P27,	IOH = -0.6 mA	Vcc-1.0			V
	P30-P37	VCC = 2.5 V				
Vон	"H" output voltage	Iон = −5 mA	Vcc-2.0			V
	P40-P47, P50, P52-P57,	IOH = −1.25 mA	Vcc-0.5			V
	P60–P67, P70, P71, (Note)	IOH = −1.25 mA	Vcc-1.0			V
	P80-P87	Vcc = 2.5 V				
Vol	"L" output voltage	IOL = 2.5 mA			2.0	V
	P00-P07, P10-P17, P20-P27,	IOL = 1.25 mA			0.5	V
	P30-P37	IOL = 1.25 mA			1.0	V
		Vcc = 2.5 V				
Vol	"L" output voltage	IOL = 5.0 mA			2.0	V
	P40-P47, P52-P57, P60-P67,	IOL = 2.5 mA			0.5	V
	P70, P71 (Note)	IOL = 2.5 mA	AND THE		1.0	V
		VCC = 2.5 V	16			
Vol	"L" output voltage P80-P87, P50	IOL = 15 mA			2.0	V
VT+-VT-	Hysteresis			0.5		V
	INT0-INT2, CNTR0, CNTR1, P80-P87					
VT+-VT-	Hysteresis SCLK1, SIN			0.5		V
VT+-VT-	Hysteresis RESET	RESET:		0.5		V
		VCC = 2.5 V - 5.5 V				
Іін	"H" input current	VI = VCC			5.0	μА
	P00–P07, P10–P17, P20–P27	Pull-down "off"				'
		Vcc = 5.0 V, VI = Vcc	30	70	140	μА
		Pull-down "on"				
		Vcc = 3.0 V, VI = Vcc	6.0	25	45	μА
	, O	Pull-down "on"				'
Іін	"H" input current	VI = VCC			5.0	μА
	P40–P47, P50–P57, P60–P67,					
	P70, P71, P80–P87					
Іін	"H" input current RESET	VI = VCC			5.0	μА
Iн	"H" input current XIN	VI = VCC		4.0		μΑ
lil	"L" input current				-5.0	μA
	P00–P07, P10–P17, P20–P27, P51					'
lil	"L" input current	VI = VSS			-5.0	μА
	P40–P47, P50, P52–P57,	Pull-up "off"				'
	P60–P67, P70, P71, P80–P87	Vcc = 5.0 V, VI = Vss	-30	-70	-140	μА
		Pull-up "on"				
		Vcc = 3.0 V, VI = Vss	-6	-25	-45	μА
		Pull-up "on"				"
lil	"L" input current RESET	VI = VSS	+ +		-5	μА
liL	"L" input current XIN	VI = VSS		-4		μΑ

Note: When "1" is set to the port Xc switch bit (bit 4 of address 003B16) of the CPU mode register, the drive ability of Port P70 is different from the value above mentioned.

Table 16 Electrical characteristics (Vcc = 2.5 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Comple at	Davassatav	Took oon ditions				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VRAM	RAM hold voltage	When clock is stopped	2.0		5.5	V
Icc	Power source current	High-speed mode, Vcc = 5 V f(XIN) = 8 MHz f(XCIN) = 32.768 kHz Output transistors "off", A-D converter in operating		6.4	13	mA
		High-speed mode, Vcc = 5 V f(XIN) = 8 MHz (in WIT state) f(XCIN) = 32.768 kHz Output transistors "off", A-D converter stopped		1.6	3.2	mA
		Low-speed mode, VCC = 3 V, Ta ≤ 55 °C f(XIN) = stopped f(XCIN) = 32.768 kHz Output transistors "off"		15	22	μА
		Low-speed mode, Vcc = 3 V, Ta = 25 °C f(XIN) = stopped f(XCIN) = 32.768 kHz (in WIT state) Output transistors "off"	Co	4.5	9.0	μА
		All oscillation stopped Ta = 25 °C (in STP state)		0.1	1.0	μА
		Output transistors "off" Ta = 85 °C			10	μΑ

Table 17 A-D converter characteristics

 $(Vcc = 4.0 \text{ to } 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -20 \text{ to } 85^{\circ}C, 4 \text{ MHz} \le f(XIN) \le 8 \text{ MHz}, in middle-speed/high-speed mode)}$

Symbol	Parameter	Took oon ditions		Limits			
		Test conditions	Min.	Тур.	Max.	Unit	
_	Resolution				10	Bits	
_	Absolute accuracy (excluding quantization error)	VCC = VREF = 5.12 V		±1	±2.5	LSB	
Tconv	Conversion time		61		62	tc(\phi)	
IVREF	Reference input current	VREF = 5 V	50	150	200	μА	
IIA	Analog port input current			0.5	5.0	μА	
RLADDER	Ladder resistor			35		kΩ	



Table 18 Timing requirements 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Unit		
		Min.	Тур.	Max.	- Offic
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	250			ns
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	105			ns
twL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	105			ns
twH(INT)	INT0-INT2 input "H" pulse width	80			ns
twL(INT)	INT0-INT2 input "L" pulse width	80			ns
tc(SCLK)	Serial I/O clock input cycle time	800			ns
twH(SCLK)	Serial I/O clock input "H" pulse width	370			ns
twL(SCLK)	Serial I/O clock input "L" pulse width	370			ns
tsu(SIN-SCLK)	Serial I/O input setup time	220			ns
th(SCLK-SIN)	Serial I/O input hold time	100	to P		ns

Table 19 Timing requirements 2 (Vcc = 2.5 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Li		Unit	
		Min.	Тур.	Max.	
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR ₀ , CNTR ₁ input cycle time	500/(Vcc-2)			ns
twH(CNTR)	CNTR ₀ , CNTR ₁ input "H" pulse width	250/(Vcc-2)-20			ns
twL(CNTR)	CNTR ₀ , CNTR ₁ input "L" pulse width	250/(Vcc-2)-20			ns
twH(INT)	INT0-INT2 input "H" pulse width	230			ns
twL(INT)	INT0-INT2 input "L" pulse width	230			ns
tc(SCLK)	Serial I/O clock input cycle time	2000			ns
twH(SCLK)	Serial I/O clock input "H" pulse width	950			ns
twL(SCLK)	Serial I/O clock input "L" pulse width	950			ns
tsu(SIN-SCLK)	Serial I/O input setup time	400			ns
th(SCLK-SIN)	Serial I/O input hold time	200			ns

Table 20 Switching characteristics 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter		Limits		Unit	
Symbol	Parameter		Min.	Тур.	Max.	Offic
twH(SCLK)	Serial I/O clock output "H" pulse width		tc(SCLK)/2-30			ns
twL(SCLK)	Serial I/O clock output "L" pulse width		tc(SCLK)/2-30			ns
td(SCLK-SOUT)	Serial I/O output delay time	(Note 1)			140	ns
tv(Sclk-Sout)	Serial I/O output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O clock output rising time				30	ns
tf(SCLK)	Serial I/O clock output falling time				30	ns
tr(CMOS)	CMOS output rising time	(Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time	(Note 2)		10	30	ns

Notes 1: When the P-channel output disable bit (bit 7 of address 001916) is "0."

Table 21 Switching characteristics 2 (Vcc = 2.5 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Dorometer	Parameter		mits		Unit
Symbol	Parameter		Min.	Тур.	Max.	Offic
twH(SCLK)	Serial I/O clock output "H" pulse width		tc(Sclk)/2-50			ns
twL(SCLK)	Serial I/O clock output "L" pulse width		tc(Sclk)/2-50			ns
td(SCLK-SOUT)	Serial I/O output delay time	(Note 1)			350	ns
tv(Sclk-Sout)	Serial I/O output valid time	(Note 1)	-30			ns
tr(SCLK)	Serial I/O clock output rising time				50	ns
tf(SCLK)	Serial I/O clock output falling time				50	ns
tr(CMOS)	CMOS output rising time	(Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time	(Note 2)		20	50	ns

Notes 1: When the P-channel output disable bit (bit 7 of address 001916) is "0."

^{2:} The XOUT, XCOUT pins are excluded.




Fig. 45 Circuit for measuring output switching characteristics

^{2:} The XOUT, XCOUT pins are excluded.




Fig. 46 Timing diagram



GZZ-SH52-95B<85A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C34M6AXXXFP MITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *.

		Company		TEL		ФФ	Submitted by	Supervisor
*	Customer	name		()	Janchatur		
		Date issued	Date:			Issu sigr		

1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum code for entire EPROM

	4	

(hexadecimal notation)

EPROM type (indicate the type used)

	27256		27512
EPROM addr	ess	EPROM add	lress
000016	Product name	000016	Product name
000F ₁₆	ASCII code : 'M38C34M6A'	000F ₁₆	ASCII code : 'M38C34M6A'
0010 ₁₆		0010 ₁₆	
208016	Data ROM 24K-130 bytes	A080 ₁₆	Data ROM 24K-130 bytes
7FFD16 7FFE16 7FFF16		FFFD16 FFFE16 FFFF16	

In the address space of the microcomputer, the internal ROM area is from address A080 $_{16}$ to FFFD $_{16}$. The reset vector is stored in addresses FFFC $_{16}$ and FFFD $_{16}$.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38C34M6A" must be entered in addresses 000016 to 000816. And set data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address	
000016	'M' = 4D ₁₆
000116	'3' = 33 ₁₆
000216	'8' = 38 ₁₆
000316	'C' = 43 ₁₆
000416	'3' = 33 ₁₆
000516	'4' = 34 ₁₆
000616	'M' = 4D ₁₆
000716	'6' = 36 ₁₆

Address	
000816	' A ' =41 ₁₆
000916	FF16
000A ₁₆	FF ₁₆
000B ₁₆	FF ₁₆
000C ₁₆	FF ₁₆
000D ₁₆	FF ₁₆
000E ₁₆	FF ₁₆
000F ₁₆	FF ₁₆

(1/2)



NGLE-CHIP 8-BI	T CMOS	MICROC	OMPL	JTER
----------------	--------	--------	------	------

GZZ-SH52-95B<85A0>

|--|

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C34M6AXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27256	27512
The pseudo-command	*=Δ\$8000 .BYTEΔ'M38C34M6A'	*=∆\$0000 .BYTE∆'M38C34M6A'

Note: If the name of the product written to the EPROMs does not match the name of the mask ROM confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N) and attach it to the mask ROM confirmation form.

 * 3. Usage conditions Please answer the following questions a (1) How will you use the XIN-ΧΟυΤ oscillator? 	bout usage for use in our product inspection :			
Ceramic resonator	☐ Quartz crystal			
External clock input	Other ()			
At what frequency?	$f(X_{IN}) = MHz$			
(2) Which function will you use the P7 ₀ /X _{CIN} and P7 ₀ /X _{COUT} pins?				
□ Port P7₀ and P7₁ function	☐ Xcin-Xcout function (external resonator)			
* 4. Comments				

(2/2)



GZZ-SH52-96B<85A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C34M6MXXXFP MITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *.

		Company		TEL		ФФ	Submitted by	Supervisor
*	Customer	name		()	Janc Jatur		
		Date issued	Date:		4	Issu sigr		

1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum cod	a for an	tiro EDD	\cap

	1

(hexadecimal notation)

EPROM type (indicate the type used)

	27256		27512
EPROM addr 0000 ₁₆ 000F ₁₆ 0010 ₁₆	Product name ASCII code: 'M38C34M6M'	EPROM add 000016 000F16 001016	Product name ASCII code: 'M38C34M6M'
207F ₁₆ 2080 ₁₆	Data ROM 24K-130 bytes	A07F16 A08016	Data ROM 24K-130 bytes
7FFD ₁₆ 7FFE ₁₆ 7FFF ₁₆		FFFD ₁₆ FFFE ₁₆ FFFF ₁₆	

In the address space of the microcomputer, the internal ROM area is from address A080 $_{16}$ to FFFD $_{16}$. The reset vector is stored in addresses FFFC $_{16}$ and FFFD $_{16}$.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38C34M6M" must be entered in addresses 000016 to 000816. And set data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address	
000016	'M' = 4D ₁₆
000116	'3' = 33 ₁₆
000216	'8' = 38 ₁₆
000316	'C' = 43 ₁₆
000416	'3' = 33 ₁₆
000516	'4' = 34 ₁₆
000616	'M' = 4D ₁₆
000716	'6' = 36 ₁₆

Address	
000816	' M ' =4D16
000916	FF16
000A ₁₆	FF ₁₆
000B ₁₆	FF ₁₆
000C ₁₆	FF ₁₆
000D ₁₆	FF ₁₆
000E ₁₆	FF ₁₆
000F ₁₆	FF ₁₆

(1/2)



SINGLE-CHIF	8-BIT	CMOS	MICRO	COMP	UTER
-------------	-------	------	-------	------	------

GZZ-SH52-96B<85A0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C34M6MXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27256	27512
The pseudo-command	*=Δ\$8000 .BYTEΔ'M38C34M6M'	*=∆\$0000 .BYTE∆'M38C34M6M'

Note: If the name of the product written to the EPROMs does not match the name of the mask ROM confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N) and attach it to the mask ROM confirmation form.

* 3. Usage conditions Please answer the following questions: (1) How will you use the XIN-XOUT oscillator?	about usage for use in our product inspection :
Ceramic resonator	Quartz crystal
External clock input	Other ()
At what frequency?	$f(X_{IN}) = MHz$
(2) Which function will you use the P7 ₀ /Xc _{IN} a	and P7₀/Xcou⊤ pins?
☐ Port P7₀ and P7₁ function	☐ Xcin-Xcouτ function (external resonator)
* 4. Comments	

(2/2)



GZZ-SH52-97B<85A0>

ROM number

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C37ECAXXXFP MITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *.

		Company		TEL		ФФ	Submitted by	Supervisor
*	Customer	name		())	uanc natur		
		Date issued	Date:			Issu		

1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the ROM programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum	code	for	entire	FPROM
CHECKSUIII	COUC	101	CHUIC	

1 1	45	
		•

(hexadecimal notation)

EPROM type (indicate the type used)

	27512					
EPROM addr	EPROM address					
000016	Product name					
000F ₁₆ 0010 ₁₆	ASCII code : 'M38C37ECA'					
407F ₁₆ 4080 ₁₆ FFFD ₁₆ FFFE ₁₆ FFFF ₁₆	Data ROM 48K-132 bytes					

In the address space of the microcomputer, the internal ROM area is from address 4080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38C37ECA" must be entered in addresses 000016 to 000816. And set data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address	
000016	'M' = 4D ₁₆
000116	'3' = 33 ₁₆
000216	'8' = 38 ₁₆
000316	'C' = 43 ₁₆
000416	'3' = 33 ₁₆
000516	'7' = 37 ₁₆
000616	'E' = 45 ₁₆
000716	'C' = 43 ₁₆

Address	
000816	' A ' =41 ₁₆
000916	FF ₁₆
000A ₁₆	FF ₁₆
000B ₁₆	FF ₁₆
000C ₁₆	FF ₁₆
000D ₁₆	FF ₁₆
000E ₁₆	FF ₁₆
000F ₁₆	FF ₁₆

(1/2)



SINGLE-CHIF	8-BIT	CMOS	MICRO	COMP	UTER
-------------	-------	------	-------	------	------

\sim 77	$c_{11}c_{2}$	070	<85A	Λ.
(7 / / -	ハロハノ	'-4/R	< X 7 A	1

ROM number	

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C37ECAXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27512	
The pseudo-command	*=Δ\$0000 .BYTEΔ'M38C37ECA'	

Note: If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N) and attach it to the ROM programming confirmation form.

# 3. Usage conditions	
Please answer the following questions ab	out usage for use in our product inspection:
(1) How will you use the XIN-XOUT oscillator?	
Ceramic resonator	Quartz crystal
External clock input	Other ()
At what frequency?	f(XIN) = MHz
(2) Which function will you use the P70/XcIN an	d P7₀/Xcouτ pins?
Port P7 ₀ and P7 ₁ function	☐ Xcin-Xcout function (external resonator)

4. Comments





GZZ-SH52-98B<85A0>

ROM number

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C37ECMXXXFP MITSUBISHI ELECTRIC

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note: Please fill in all items marked *

		Company		TEL		е е	Submitted by	Supervisor
*	Customer	name		()	uanc latur		
		Date issued	Date:		40	Issu Sign		

1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the ROM programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Checksum	ahoo	for	antira	EDDOM/

	1	

(hexadecimal notation)

EPROM type (indicate the type used)

	27512
EPROM addr	ess
000016	Product name
000F ₁₆	ASCII code : 'M38C37ECM'
001016	
407F ₁₆ 4080 ₁₆	Data ROM 48K-132 bytes
FFFD16 FFFE16 FFFF16	

In the address space of the microcomputer, the internal ROM area is from address 4080₁₆ to FFFD₁₆. The reset vector is stored in addresses FFFC₁₆ and FFFD₁₆.

- (1) Set the data in the unused area (the shaded area of the diagram) to "FF16".
- (2) The ASCII codes of the product name "M38C37ECM" must be entered in addresses 000016 to 000816. And set data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address	
000016	'M' = 4D ₁₆
000116	'3' = 33 ₁₆
000216	'8' = 38 ₁₆
000316	'C' = 43 ₁₆
000416	'3' = 33 ₁₆
000516	'7' = 37 ₁₆
000616	'E' = 45 ₁₆
000716	'C' = 43 ₁₆

Address	
000816	' M ' =4D ₁₆
000916	FF ₁₆
000A ₁₆	FF ₁₆
000B ₁₆	FF ₁₆
000C ₁₆	FF ₁₆
000D ₁₆	FF ₁₆
000E ₁₆	FF16
000F ₁₆	FF ₁₆

(1/2)



SINGLE-CHIP	8-BIT	CMOS	MICROC	OMP	JTER
-------------	-------	------	--------	-----	------

GZZ-SH52-	98B<85A0>
-----------	-----------

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38C37ECMXXXFP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembler source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27512
The pseudo-command	*=Δ\$0000 .BYTEΔ'M38C37ECM'

Note: If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

* 2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (80P6N) and attach it to the ROM programming confirmation form.

 # 3. Usage conditions Please answer the following questions (1) How will you use the XIN-XOUT oscillator? 	about usage for use in our product inspection :
Ceramic resonator	☐ Quartz crystal
External clock input	Other ()
At what frequency?	$f(X_{IN}) = MHz$
(2) Which function will you use the P70/Xcin	and P7₀/Xcouτ pins?
☐ Port P7₀ and P7₁ function	☐ Xcin-Xcout function (external resonator)

4. Comments






80P6N (80-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name	

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi IC catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi IC Catalog Name



Customer's Parts Number


Note: The fonts and size of characters are standard Mitsubishi type.

Mitsubishi IC catalog name

Notes 1: The mark field should be written right aligned.

2: The fonts and size of characters are standard Mitsubishi type.

C. Special Mark Required



Notes1: If special mark is to be printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated technically as close as possible.


Mitsubishi product number (6-digit, or 7-digit) and Mask ROM number (3-digit) are always marked for sorting the products.


2 : If special character fonts (e,g., customer's trade mark logo) must be used in Special Mark, check the box below.

For the new special character fonts, a clean font original (ideally logo drawing) must be submitted.

Special character fonts required









Renesas Technology Corp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placemer substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.

 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

- approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.



REVISION DESCRIPTION LIST	38C3 GROUP DATA SHEET

Rev.	Revision Description	Rev.
No.	Revision Description	date
1.0	First Edition	980602
	EOL announced	