

# TLV5618A

## 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SLAS230H – JULY 1999 – REVISED JULY 2002

### features

- Dual 12-Bit Voltage Output DAC
- Programmable Settling Time
  - 3  $\mu$ s in Fast Mode
  - 10  $\mu$ s in Slow Mode
- Compatible With TMS320 and SPI Serial Ports
- Differential Nonlinearity <0.5 LSB Typ
- Monotonic Over Temperature
- Direct Replacement for TLC5618A (C and I Suffixes)
- Available in Q-Temp Automotive HighRel Automotive Applications Configuration Control/Print Support Qualification to Automotive Standards

### description

The TLV5618A is a dual 12-bit voltage output DAC with a flexible 3-wire serial interface. The serial interface is compatible with TMS320, SPI™, QSPI™, and Microwire™ serial ports. It is programmed with a 16-bit serial string containing 4 control and 12 data bits.

The resistor string output voltage is buffered by an x2 gain rail-to-rail output buffer. The buffer features a Class-AB output stage to improve stability and reduce settling time. The programmable settling time of the DAC allows the designer to optimize speed versus power dissipation.


Implemented with a CMOS process, the device is designed for single supply operation from 2.7 V to 5.5 V. It is available in an 8-pin SOIC package in standard commercial and industrial temperature ranges.

The TLV5618AC is characterized for operation from 0°C to 70°C. The TLV5618AI is characterized for operation from –40°C to 85°C. The TLV5618AQ is characterized for operation from –40°C to 125°C. The TLV5618AM is characterized for operation from –55°C to 125°C.


### applications

- Digital Servo Control Loops
- Digital Offset and Gain Adjustment
- Industrial Process Control
- Machine and Motion Control Devices
- Mass Storage Devices

P, D OR JG PACKAGE  
(TOP VIEW)



FK PACKAGE  
(TOP VIEW)



### AVAILABLE OPTIONS

T <sub>A</sub>	PACKAGE			
	PLASTIC DIP (P)	SOIC (D)	CERAMIC DIP (JG)	20 PAD LCCC (FK)
0°C to 70°C	TLV5618ACP	TLV5618ACD	—	—
–40°C to 85°C	TLV5618AIP	TLV5618AID	—	—
–40°C to 125°C	—	TLV5618AQD TLV5618AQDR	—	—
–55°C to 125°C	—	—	TLV5618AMJG	TLV5618AMFK



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI and QSPI are trademarks of Motorola, Inc.  
Microwire is a trademark of National Semiconductor Corporation.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

## SLAS230H – JULY 1999 – REVISED JULY 2002



---

**TLV5618A**  
**2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT**  
**DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN**  
 SLAS230H – JULY 1999 – REVISED JULY 2002

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage ( $V_{DD}$ to AGND)	7 V
Reference input voltage range	– 0.3 V to $V_{DD} + 0.3$ V
Digital input voltage range	– 0.3 V to $V_{DD} + 0.3$ V
Operating free-air temperature range, $T_A$ : TLV5618AC	0°C to 70°C
TLV5618AI	–40°C to 85°C
TLV5618AQ	–40°C to 125°C
TLV5618AM	–55°C to 125°C
Storage temperature range, $T_{stg}$	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**DISSIPATION RATING TABLE**

PACKAGE	$T_A \leq 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}^\ddagger$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING	$T_A = 125^\circ\text{C}$ POWER RATING
D	635 mW	5.08 mW/°C	407 mW	330 mW	127 mW
FK	1375 mW	11.00 mW/°C	880 mW	715 mW	275 mW
JG	1050 mW	8.40 mW/°C	672 mW	546 mW	210 mW

‡ This is the inverse of the traditional junction-to-ambient thermal resistance ( $R\theta_{JA}$ ). Thermal resistances are not production tested and are for informational purposes only.

**recommended operating conditions**

		MIN	NOM	MAX	UNIT
Supply voltage, $V_{DD}$	$V_{DD} = 5$ V	4.5	5	5.5	V
	$V_{DD} = 3$ V	2.7	3	3.3	
Power on reset		0.55		2	V
High-level digital input voltage, $V_{IH}$	$V_{DD} = 2.7$ V	2			V
	$V_{DD} = 5.5$ V	2.4			
Low-level digital input voltage, $V_{IL}$	$V_{DD} = 2.7$ V			0.6	V
	$V_{DD} = 5.5$ V			1	
Reference voltage, $V_{ref}$ to REF terminal	$V_{DD} = 5$ V (see Note 1)	AGND	2.048	$V_{DD} - 1.5$	V
	$V_{DD} = 3$ V (see Note 1)	AGND	1.024	$V_{DD} - 1.5$	
Load resistance, $R_L$		2			k $\Omega$
Load capacitance, $C_L$				100	pF
Clock frequency, $f_{(CLK)}$				20	MHz
Operating free-air temperature, $T_A$	TLV5618AC	0		70	°C
	TLV5618AI	–40		85	
	TLV5618AQ	–40		125	
	TLV5618AM	–55		125	

NOTE 1: Due to the x2 output buffer, a reference input voltage  $\geq (V_{DD} - 0.4 \text{ V})/2$  causes clipping of the transfer function.

# TLV5618A

## 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SLAS230H – JULY 1999 – REVISED JULY 2002

### electrical characteristics over recommended operating conditions (unless otherwise noted)

#### power supply

PARAMETER		TEST CONDITIONS				MIN	TYP	MAX	UNIT
I <sub>DD</sub>	Power supply current	No load, All inputs = AGND or V <sub>DD</sub> , DAC latch = All ones	V <sub>DD</sub> = 4.5 V to 5.5 V	C & I suffixes	Fast		1.8	2.5	mA
					Slow		0.8	1	
			V <sub>DD</sub> = 2.7 V to 3.3 V		Fast		1.6	2.2	mA
					Slow		0.6	0.9	
		V <sub>DD</sub> = 2.7 V to 5.5 V	M & Q suffixes	Fast		1.8	2.3	mA	
				Slow		0.8	1		
Power down supply current						1		μA	
PSRR	Power supply rejection ratio	Zero scale, See Note 2				−65		dB	
		Full scale, See Note 3				−65			

NOTES: 2. Power supply rejection ratio at zero scale is measured by varying V<sub>DD</sub> and is given by:

$$PSRR = 20 \log [(E_{ZS}(V_{DDmax}) - E_{ZS}(V_{DDmin})/V_{DDmax}]$$

3. Power supply rejection ratio at full scale is measured by varying V<sub>DD</sub> and is given by:

$$PSRR = 20 \log [(E_G(V_{DDmax}) - E_G(V_{DDmin})/V_{DDmax}]$$

#### static DAC specifications

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
Resolution					12			bits
INL	Integral nonlinearity	See Note 4				±2	±4	LSB
DNL	Differential nonlinearity	See Note 5				±0.5	±1	LSB
E <sub>ZS</sub>	Zero-scale error (offset error at zero scale)	See Note 6					±12	mV
E <sub>ZS</sub> (TC)	Zero-scale-error temperature coefficient	See Note 7				3		ppm/°C
E <sub>G</sub>	Gain error	See Note 8	C & I suffixes	V <sub>DD</sub> = 4.5 V – 5.5 V		±0.29	% full scale V	
				V <sub>DD</sub> = 2.7 V – 3.3 V		±0.6		
			M & Q suffixes	V <sub>DD</sub> = 2.7 V – 5.5 V		±0.6		
E <sub>G</sub> (TC)	Gain-error temperature coefficient	See Note 9				1		ppm/°C

NOTES: 4. The relative accuracy of integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effects of zero-code and full-scale errors.

5. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1-LSB amplitude change of any two adjacent codes.

6. Zero-scale error is the deviation from zero voltage output when the digital input code is zero.

7. Zero-scale-error temperature coefficient is given by:  $E_{ZS} TC = [E_{ZS}(T_{max}) - E_{ZS}(T_{min})]/2V_{ref} \times 10^6/(T_{max} - T_{min})$ .

8. Gain error is the deviation from the ideal output (2V<sub>ref</sub> – 1 LSB) with an output load of 10 kΩ.

9. Gain temperature coefficient is given by:  $E_G TC = [E_G(T_{max}) - E_G(T_{min})]/2V_{ref} \times 10^6/(T_{max} - T_{min})$ .

#### output specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O</sub> Output voltage range	R <sub>L</sub> = 10 kΩ	0	V <sub>DD</sub> –0.4		V
Output load regulation accuracy	V <sub>O</sub> = 4.096 V, 2.048 V, R <sub>L</sub> = 2 kΩ to 10 kΩ			±0.29	% FS



**TLV5618A**  
**2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT**  
**DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN**  
 SLAS230H – JULY 1999 – REVISED JULY 2002

**electrical characteristics over recommended operating conditions (unless otherwise noted)**  
**(continued)**

**reference input**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_I$ Input voltage range		0	$V_{DD}-1.5$		V
$R_I$ Input resistance			10		M $\Omega$
$C_I$ Input capacitance			5		pF
Reference input bandwidth	REF = 0.2 $V_{pp}$ + 1.024 V dc	Fast	1.3		MHz
		Slow	525		kHz
Reference feedthrough	REF = 1 $V_{pp}$ at 1 kHz + 1.024 V dc (see Note 10)		-80		dB

NOTE 10: Reference feedthrough is measured at the DAC output with an input code = 0x000.

**digital inputs**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{IH}$ High-level digital input current	$V_I = V_{DD}$			1	$\mu$ A
$I_{IL}$ Low-level digital input current	$V_I = 0$ V	-1			$\mu$ A
$C_i$ Input capacitance			8		pF

**analog output dynamic performance**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{s(FS)}$ Output settling time, full scale	$R_L = 10$ k $\Omega$ , $C_L = 100$ pF, See Note 11	Fast	1	3	$\mu$ s
		Slow	3	10	
$t_{s(CC)}$ Output settling time, code to code	$R_L = 10$ k $\Omega$ , $C_L = 100$ pF, See Note 12	Fast	1		$\mu$ s
		Slow	2		
SR Slew rate	$R_L = 10$ k $\Omega$ , $C_L = 100$ pF, See Note 13	Fast	3		V/ $\mu$ s
		Slow	0.5		
Glitch energy	DIN = 0 to 1, FCLK = 100 kHz, $\overline{CS} = V_{DD}$		5		nV-s
SNR Signal-to-noise ratio	$f_s = 102$ kSPS, $f_{out} = 1$ kHz, $R_L = 10$ k $\Omega$ , $C_L = 100$ pF		76		dB
SINAD Signal-to-noise + distortion			68		
THD Total harmonic distortion			-68		
SFDR Spurious free dynamic range			72		

- NOTES: 11. Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of 0x020 to 0xFDF and 0xFDF to 0x020 respectively. Not tested, assured by design.  
 12. Settling time is the time for the output signal to remain within  $\pm 0.5$  LSB of the final measured value for a digital input code change of one count. Not tested, assured by design.  
 13. Slew rate determines the time it takes for a change of the DAC output from 10% to 90% of full-scale voltage.

# TLV5618A

## 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SLAS230H – JULY 1999 – REVISED JULY 2002

### digital input timing requirements

			MIN	NOM	MAX	UNIT
$t_{su}(CS-CK)$	Setup time, $\overline{CS}$ low before first negative SCLK edge	C and I suffixes	$V_{DD} = 5\text{ V}$	5		ns
			$V_{DD} = 3\text{ V}$	10		
		Q and M suffixes		10		ns
$t_{su}(C16-CS)$	Setup time, 16 <sup>th</sup> negative SCLK edge before $\overline{CS}$ rising edge			10		ns
$t_w(H)$	SCLK pulse width high			25		ns
$t_w(L)$	SCLK pulse width low			25		ns
$t_{su}(D)$	Setup time, data ready before SCLK falling edge	C and I suffixes	$V_{DD} = 5\text{ V}$	5		ns
			$V_{DD} = 3\text{ V}$	10		
		Q and M suffixes		8		ns
$t_h(D)$	Hold time, data held valid after SCLK falling edge	C and I suffixes	$V_{DD} = 5\text{ V}$	5		ns
			$V_{DD} = 3\text{ V}$	10		
		Q and M suffixes		10		ns
$t_h(CSH)$	Hold time, $\overline{CS}$ high between cycles		$V_{DD} = 5\text{ V}$	25		ns
			$V_{DD} = 3\text{ V}$	50		

### timing requirements




Figure 1. Timing Diagram

## TYPICAL CHARACTERISTICS




Figure 2




Figure 3




Figure 4




Figure 5

# TLV5618A

## 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SLAS230H – JULY 1999 – REVISED JULY 2002

### TYPICAL CHARACTERISTICS

SUPPLY CURRENT  
vs  
FREE-AIR TEMPERATURE




Figure 6

SUPPLY CURRENT  
vs  
FREE-AIR TEMPERATURE




Figure 7

TOTAL HARMONIC DISTORTION  
vs  
FREQUENCY




Figure 8

TOTAL HARMONIC DISTORTION  
vs  
FREQUENCY




Figure 9

## TYPICAL CHARACTERISTICS




Figure 10




Figure 11

# TLV5618A

## 2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN

SLAS230H – JULY 1999 – REVISED JULY 2002

### APPLICATION INFORMATION

#### general function

The TLV5618A is a dual 12-bit, single-supply DAC, based on a resistor-string architecture. It consists of a serial interface, a speed and power down control logic, a resistor string, and a rail-to-rail output buffer.

The output voltage (full scale determined by the reference) is given by:

$$2 \text{ REF } \frac{\text{CODE}}{2^n} \text{ [V]}$$

Where REF is the reference voltage and CODE is the digital input value within the range of  $0_{10}$  to  $2^n-1$ , where  $n=12$  (bits). The 16-bit data word, consisting of control bits and the new DAC value, is illustrated in the *data format* section. A power-on reset initially resets the internal latches to a defined state (all bits zero).

#### serial interface

A falling edge of  $\overline{\text{CS}}$  starts shifting the data bit-per-bit (starting with the MSB) to the internal register on the falling edges of SCLK. After 16 bits have been transferred or  $\overline{\text{CS}}$  rises, the content of the shift register is moved to the target latches (DAC A, DAC B, BUFFER, CONTROL), depending on the control bits within the data word.

Figure 12 shows examples of how to connect the TLV5618A to TMS320, SPI, and Microwire.




Figure 12. Three-Wire Interface

Notes on SPI and Microwire: Before the controller starts the data transfer, the software has to generate a falling edge on the pin connected to  $\overline{\text{CS}}$ . If the word width is 8 bits (SPI and Microwire) two write operations must be performed to program the TLV5618A. After the write operation(s), the holding registers or the control register are updated automatically on the next positive clock edge following the 16<sup>th</sup> falling clock edge.

#### serial clock frequency and update rate

The maximum serial clock frequency is given by:

$$f_{\text{sclkmax}} = \frac{1}{t_{\text{whmin}} + t_{\text{wlmin}}} = 20 \text{ MHz}$$

The maximum update rate is:

$$f_{\text{updatemax}} = \frac{1}{16 (t_{\text{whmin}} + t_{\text{wlmin}})} = 1.25 \text{ MHz}$$

Note that the maximum update rate is just a theoretical value for the serial interface, as the settling time of the TLV5618A should also be considered.

## APPLICATION INFORMATION

### data format

The 16-bit data word for the TLV5618A consists of two parts:

- Program bits (D15..D12)
- New data (D11..D0)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R1	SPD	PWR	R0	MSB 12 Data bits										LSB	

SPD: Speed control bit    1 → fast mode                      0 → slow mode  
PWR: Power control bit    1 → power down                      0 → normal operation  
On power up, SPD and PWD are reset to 0 (slow mode and normal operation)

The following table lists all possible combinations of register-select bits:

### register-select bits

R1	R0	REGISTER
0	0	Write data to DAC B and BUFFER
0	1	Write data to BUFFER
1	0	Write data to DAC A and update DAC B with BUFFER content
1	1	Reserved

The meaning of the 12 data bits depends on the register. If one of the DAC registers or the BUFFER is selected, then the 12 data bits determine the new DAC value:

### examples of operation

- Set DAC A output, select fast mode:

Write new DAC A value and update DAC A output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	0	New DAC A output value											

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC B output, select fast mode:

Write new DAC B value to BUFFER and update DAC B output:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	0	New BUFFER content and DAC B output value											

The DAC A output is updated on the rising clock edge after D0 is sampled.

- Set DAC A value, set DAC B value, update both simultaneously, select slow mode:

1. Write data for DAC B to BUFFER:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	New DAC B value											

2. Write new DAC A value and update DAC A and B simultaneously:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1	0	0	0	New DAC A value											

## APPLICATION INFORMATION

### examples of operation (continued)

Both outputs are updated on the rising clock edge after D0 from the DAC A data word is sampled.

- Set power-down mode:

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	1	X	X	X	X	X	X	X	X	X	X	X	X	X


X = Don't care

### linearity, offset, and gain error using single ended supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code, depending on the magnitude of the offset voltage.

The output amplifier attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive below ground and clamps the output at 0 V.

The output voltage then remains at zero until the input code value produces a sufficient positive output voltage to overcome the negative offset voltage, resulting in the transfer function shown in Figure 13.



**Figure 13. Effect of Negative Offset (Single Supply)**

This offset error, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive below the ground rail.

For a DAC, linearity is measured between zero-input code (all inputs 0) and full-scale code (all inputs 1) after offset and full scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the offset is negative due to the breakpoint in the transfer function. So the linearity is measured between full-scale code and the lowest code that produces a positive output voltage.

## APPLICATION INFORMATION

### definitions of specifications and terminology

#### integral nonlinearity (INL)

The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale excluding the effects of zero code and full-scale errors.

#### differential nonlinearity (DNL)

The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal 1 LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.

#### zero-scale error ( $E_{ZS}$ )

Zero-scale error is defined as the deviation of the output from 0 V at a digital input value of 0.

#### gain error ( $E_G$ )

Gain error is the error in slope of the DAC transfer function.

#### total harmonic distortion (THD)

THD is the ratio of the rms value of the first six harmonic components to the value of the fundamental signal. The value for THD is expressed in decibels.

#### signal-to-noise ratio + distortion (S/N+D)

S/N+D is the ratio of the rms value of the output signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/N+D is expressed in decibels.

#### spurious free dynamic range (SFDR)

Spurious free dynamic range is the difference between the rms value of the output signal and the rms value of the largest spurious signal within a specified bandwidth. The value for SFDR is expressed in decibels.

**TLV5618A**  
**2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT**  
**DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN**


SLAS230H – JULY 1999 – REVISED JULY 2002

**MECHANICAL DATA**

**D (R-PDSO-G\*\*)**

**PLASTIC SMALL-OUTLINE PACKAGE**

14 PIN SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-012


**TLV5618A**  
**2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT**  
**DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN**  
 SLAS230H – JULY 1999 – REVISED JULY 2002

**MECHANICAL DATA**

**FK (S-CQCC-N\*\*)**

**LEADLESS CERAMIC CHIP CARRIER**

**28 TERMINALS SHOWN**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a metal lid.  
 D. The terminals are gold-plated.  
 E. Falls within JEDEC MS-004


**TLV5618A**  
**2.7-V TO 5.5-V LOW-POWER DUAL 12-BIT**  
**DIGITAL-TO-ANALOG CONVERTER WITH POWER DOWN**

SLAS230H – JULY 1999 – REVISED JULY 2002

**MECHANICAL DATA**

**JG (R-GDIP-T8)**

**CERAMIC DUAL-IN-LINE**




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a ceramic lid using glass frit.  
 D. Index point is provided on cap for terminal identification.  
 E. Falls within MIL STD 1835 GDIP1-T8

**MECHANICAL DATA**

**P (R-PDIP-T8)**


**PLASTIC DUAL-IN-LINE PACKAGE**



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001

## JG (R-GDIP-T8)

## CERAMIC DUAL-IN-LINE




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification.
  - Falls within MIL STD 1835 GDIP1-T8

## FK (S-CQCC-N\*\*)

## LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN



- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - The terminals are gold plated.
  - Falls within JEDEC MS-004

## P (R-PDIP-T8)

## PLASTIC DUAL-IN-LINE




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-001

For the latest package information, go to [http://www.ti.com/sc/docs/package/pkg\\_info.htm](http://www.ti.com/sc/docs/package/pkg_info.htm)

## D (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).  
 D. Falls within JEDEC MS-012

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265