

1 K / 2 K × 8 Dual-port Static RAM

Features

- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 1 K / 2 K × 8 organization
- 0.35 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed access: 15 ns
- Low operating power: I_{CC} = 110 mA (typical), Standby: I_{SB3} = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power-down
- BUSY output flag to indicate access to the same location by both ports
- INT flag for port-to-port communication
- Available in 52-pin plastic leaded chip carrier (PLCC), 52-pin plastic quad flat package (PQFP)
- Pb-free packages available


Functional Description

CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are high-speed, low-power CMOS 1 K / 2 K x 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C131E / CY7C131AE / CY7C136E/CY7C136AE can be used as a standalone dual-port static RAM. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multi-processor designs.

Each port <u>has</u> independent control <u>pins</u>; chip enable ($\overline{\text{CE}}$), write enable ($\overline{\text{R/W}}$), <u>and</u> outp<u>ut enable ($\overline{\text{OE}}$). Two flags are provided on each port, BUSY and INT. The BUSY flag signals that the port is trying to access the same lo<u>cation</u>, which is currently being accessed by the other port. The $\overline{\text{INT}}$ is an interrupt flag indicating that data is placed in a unique location^[1]. The BUSY and $\overline{\text{INT}}$ flags are push pull outputs. An automatic power-down feature is controlled independently on each port by the chip enable ($\overline{\text{CE}}$) pins.</u>

The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are available in 52-pin Pb-free PLCC and 52-pin Pb-free PQFP.

Logic Block Diagram



Notes

- 1. Unique location used by interrupt flag: 1 K x 8: Left port reads from 3FE, Right port reads from 3FF; 2 K x 8: Left port reads from 7FE, Right port reads from 7FF.
- BUSY is a push-pull output. No pull-up resistor required.
- 3. INT: push-pull output. No pull-up resistor required.
- 4. 1 K \times 8: A0–A9, 2 K \times 8: A0–A10, address lines are for both left and right ports.

CY7C131E/CY7C131AE CY7C136E/CY7C136AE



Contents

Pin Configurations	3
Pin Definitions	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	
Capacitance	
AC Test Loads and Waveforms	
Switching Characteristics	6
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	

16
17
17
17
18
20
20
20
20
20
20
֡֡֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜֜



Pin Configurations

Figure 1. 52-pin PLCC pinout (Top View)





Figure 2. 52-pin PQFP pinout (Top View)



Pin Definitions

Left Port	Right Port	Description
CEL	CE _R	Chip Enable
R/\overline{W}_L	R/W _R	Read/Write Enable
ŌĒL	OE _R	Output Enable
A _{0L} -A _{9/10L} ^[5]	A _{0R} -A _{9/10R} ^[5]	Address
I/O _{0L} –I/O _{7L}	I/O _{0R} –I/O _{7R}	Data Bus Input/Output
INT _L	INT _R	Interrupt Flag
BUSYL	BUSY _R	Busy Flag
V _{CC}		Power
GND		Ground

Selection Guide

Parameter	7C131E-15 7C131AE-15	7C131E-25 7C136E-25	7C131E-55 7C136E-55 7C136AE-55	Unit
Maximum Access Time	15	25	55	ns
Typical Operating Current	110	100	95	mA
Typical Standby Current for I _{SB1} (both ports TTL level)	50	45	45	mA
Typical Standby Current for I _{SB3} (Both ports CMOS level)	0.05	0.05	0.05	mA

Note

^{5. 1} K \times 8: A0–A9, 2 K \times 8: A0–A10, address lines are for both left and right ports.





Maximum Ratings

Exceeding maximum ratings [6] may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to +150 °C Ambient temperature with power applied-55 °C to +125 °C Supply voltage to ground potential-0.3 V to +7.0 V DC voltage applied to outputs in High Z State-0.5 V to +7.0 V

DC input voltage [7]	0.5 V to +7.0 V
Output current into outputs (LOW)	20 mA
Static discharge voltage	>1100 V
Latch up current	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	–40 °C to +85 °C	5 V ± 10%

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions			C131E-1 C131AE-			C131E-2 C136E-2		70	C131E- C136E- C136AE-	55	Unit
				Min	Typ [8]	Max	Min	Typ [8]	Max	Min	Typ [8]	Max	
V _{OH}	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$		2.4	_	-	2.4	-	_	2.4	_	-	V
V _{OL}	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 4.0 \text{ mA}$		-	_	0.4	-	-	0.4	-	_	0.4	V
V _{IH}	Input HIGH Voltage			2.2	_	-	2.2	1	_	2.2	_	-	V
V _{IL}	Input LOW Voltage			-	_	8.0	-	-	0.8	-	_	8.0	V
l _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output dis	abled	-20	_	+20	-20	_	+20	-20	_	+20	μА
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max, I _{OUT} = 0 mA Outputs disabled	Commercial Industrial	-	110 115	190 200	_	100 110	170 180	-	95 105	160 170	mA
I _{SB1}	Standby Current, Both Ports, TTL Inputs	\overline{CE}_{L} and $\overline{CE}_{R} \ge V_{IH}$, $f = f_{MAX}^{[9]}$	Commercial Industrial	_	50 65	70 95	_	45 65	65 95	_	45 65	65 95	mA
I _{SB2}	Standby Current, One Port, TTL Inputs	\overline{CE}_{L} or $\overline{CE}_{R} \ge V_{IH}$, Active Port Outputs Open, $f = f_{MAX}^{[9]}$	Commercial Industrial	_	120 135	180 205	_	110 135	160 205	_	110 135	160 205	mA
I _{SB3}	Standby Current, Both Ports, CMOS Inputs	$\begin{array}{l} \underline{\text{Both Ports}} \\ CE_L \text{ and } CE_R \geq V_{CC} - 0.2 \text{ V,} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \\ \text{or } V_{IN} \leq 0.2 \text{ V, f} = 0 \end{array}$	Commercial Industrial	_	0.05 0.05	0.5 0.5	_	0.05 0.05	0.5 0.5	_	0.05 0.05	0.5 0.5	mA
I _{SB4}	Standby Current, One Port, CMOS Inputs	$\begin{array}{l} \underline{\text{One}} \; \text{Port} \\ \underline{\text{CE}}_{\text{L}} \; \text{or} \; \underline{\text{CE}}_{\text{R}} \geq V_{\text{CC}} - 0.2 \; \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.2 \; \text{V} \\ \text{or} \; V_{\text{IN}} \leq 0.2 \; \text{V}, \\ \text{Active Port Outputs Open,} \\ f = f_{\text{MAX}}^{[9]} \end{array}$	Commercial Industrial	_	110 125	160 175	-	100 125	140 175	-	100 125	140 175	mA

- 6. The voltage on any I/O pin cannot exceed the power pin during power-up.
- 7. Pulse width < 20 ns.
- 7. Fulse Width 22 hs.
 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC}(typ.), T_A = 25 °C.
 9. At f = f_{MAX}, address and data inputs are cycling at the maximum frequency of read cycle of 1/t_{RC} and using AC Test Waveforms input levels of GND to 3 V.





Capacitance

Parameter [10]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	15	pF
C _{OUT}	Output capacitance		10	pF

AC Test Loads and Waveforms


Figure 3. AC Test Loads and Waveforms





- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2)

(Used for t_{LZ} , t_{HZ} , t_{HZWE} , and t_{LZWE} including scope and jig)



Note

 $^{10. \, \}text{Tested initially and after any design or process changes that may affect these parameters}.$



Switching Characteristics

Over the Operating Range

Parameter [11]	Description	7C131E-15/	7C131AE-15	7C131E-25			
Parameter 1111	Description	Min	Max	Min Max		Unit	
Read Cycle		•			1		
t _{RC}	Read cycle time	15	-	25	_	ns	
t _{AA}	Address to data valid [12]	-	15	_	25	ns	
t _{OHA}	Data hold from Address change	3	-	3	_	ns	
t _{ACE}	CE LOW to data valid [12]	-	15	_	25	ns	
t _{DOE}	OE LOW to data valid [12]	-	10	_	15	ns	
t _{LZOE}	OE LOW to Low Z [13, 14, 15]	3	_	3	_	ns	
t _{HZOE}	OE HIGH to High Z [13, 14, 15]	-	10	_	15	ns	
t _{LZCE}	CE LOW to Low Z [13, 14, 15]	3	_	5	_	ns	
t _{HZCE}	CE HIGH to High Z [13, 14, 15]	_	10	_	15	ns	
t _{PU}	CE LOW to power-up [13]	0	_	0	_	ns	
t _{PD}	CE HIGH to power-down [13]	_	15	_	25	ns	
Write Cycle [1	6]	•			II.		
t _{WC}	Write cycle time	15	_	25	_	ns	
t _{SCE}	CE LOW to write end	12	_	20	_	ns	
t _{AW}	Address setup to write end	12	_	20	_	ns	
t _{HA}	Address hold from write end	0	_	0	_	ns	
t _{SA}	Address setup to write start	0	_	0	_	ns	
t _{PWE}	R/W pulse width	10	_	12	_	ns	
t _{SD}	Data setup to write end	10	_	15	_	ns	
t _{HD}	Data hold from write end	0	_	0	_	ns	
t _{HZWE} ^[13]	R/W LOW to High Z [15]	_	10	_	15	ns	
t _{LZWE} ^[13]	R/W HIGH to Low Z [15]	3	_	3	_	ns	

Notes
11. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I_{OL}/I_{OH},

and 30 pF load capacitance.

12. AC Test Conditions use V_{OH} = 1.6 V and V_{OL} = 1.4 V.

13. This parameter is guaranteed but not tested.

14. At any given temperature and voltage condition for any given device, t_{HZCE} is less than t_{LZCE} and t_{HZCE} is less than t_{LZCE}.

15. Parameters t_{LZCE}, t_{LZWE}, t_{HZCE}, t_{LZCE}, t_{LZWE} and t_{HZWE} are tested with C_L = 5 pF as in part (c) of Figure 3 on page 5. Transition is measured ±500 mV from steady state voltage.

^{16.} The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW and $R\overline{\text{W}}$ LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.



Switching Characteristics (continued)

Over the Operating Range

Parameter [11]	Description	7C131E-15	/7C131AE-15	7C131E-25	l lmi4		
Parameter (**)	Description	Min	Max	Min Max		Unit	
Busy/Interrup	t Timing ^[17]	<u>.</u>				•	
t _{BLA}	BUSY LOW from Address match	_	15	_	20	ns	
t _{BHA}	BUSY HIGH from Address mismatch [18]	_	15	_	20	ns	
t _{BLC}	BUSY LOW from CE LOW	_	15	_	20	ns	
t _{BHC}	BUSY HIGH from CE HIGH [18]	_	15	_	20	ns	
t _{PS}	Port setup for priority	5	-	5	-	ns	
t _{BDD}	BUSY HIGH to valid data	_	15	_	25	ns	
t _{DDD}	Write data valid to read data valid [19]	_	25	_	30	ns	
t _{WDD}	Write pulse to data delay [19]	_	30	_	45	ns	
Interrupt Timi	ng	<u>.</u>				•	
t _{WINS}	R/W to INTERRUPT set time	_	15	_	25	ns	
t _{EINS}	CE to INTERRUPT set time	_	15	_	25	ns	
t _{INS}	Address to INTERRUPT set time	_	15	_	25	ns	
t _{OINR}	OE to INTERRUPT reset time [18]	_	15	_	25	ns	
t _{EINR}	CE to INTERRUPT reset time [18]	_	15	-	25	ns	
t _{INR}	Address to INTERRUPT reset time [18]	_	15	_	25	ns	

Notes

^{18.} These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

19. <u>A write</u> operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

Port B's address toggled.

CE for Port B is toggled.



Switching Characteristics

Over the Operating Range

Parameter	Description	7C131E-55	Unit	
	·	Min	Max	
Read Cycle				•
t _{RC}	Read cycle time	55	_	ns
t _{AA}	Address to data valid [20]	_	55	ns
t _{OHA}	Data hold from Address change	3	_	ns
t _{ACE}	CE LOW to data valid ^[20]	_	55	ns
t _{DOE}	OE LOW to data valid ^[20]	_	25	ns
t _{LZOE}	OE LOW to Low Z [20, 21, 22]	3	_	ns
t _{HZOE}	OE HIGH to High Z [20, 21, 22]	-	25	ns
t _{LZCE}	CE LOW to Low Z [20, 21, 22]	5	_	ns
t _{HZCE}	CE HIGH to High Z [20, 21, 22]	-	25	ns
t _{PU}	CE LOW to power-up [21]	0	_	ns
t _{PD}	CE HIGH to power-down [21]	-	35	ns
Write Cycle		•		•
t _{WC}	Write cycle time	55	_	ns
t _{SCE}	CE LOW to write end	40	_	ns
t _{AW}	Address setup to write end	40	_	ns
t _{HA}	Address hold from write end	2	_	ns
t _{SA}	Address setup to write start	0	_	ns
t _{PWE}	R/W pulse width	30	_	ns
t _{SD}	Data setup to write end	20	_	ns
t _{HD}	Data hold from write end	0	_	ns
t _{HZWE}	R/\overline{W} LOW to High Z ^[23]	-	25	ns
t _{LZWE}	R/\overline{W} HIGH to Low Z ^[23]	3	_	ns

^{20.} The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

 ^{21.} AC Test Conditions use V_{OH} = 1.6 V and V_{OL} = 1.4 V.
 22. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
 23. Parameters t_{LZCE}, t_{LZWE}, t_{HZOE}, t_{LZOE}, t_{HZCE} and t_{HZWE} are tested with C = 5 pF as in part (b) of Figure 3 on page 5. Transition is measured ±500 mV from steady state voltage.



Switching Characteristics (continued)

Over the Operating Range

Parameter	Description	7C131E-55/ 7C136	Unit	
	·	Min	Max	
Busy/Interrup	t Timing ^[24]			
t _{BLA}	BUSY LOW from Address match	_	30	ns
t _{BHA}	BUSY HIGH from Address mismatch [25]	-	30	ns
t _{BLC}	BUSY LOW from CE LOW	-	30	ns
t _{BHC}	BUSY HIGH from CE HIGH [25]	-	30	ns
t _{PS}	Port setup for priority	5	_	ns
t _{BDD}	BUSY HIGH to valid data	-	45	ns
t _{DDD}	Write data valid to read data valid [25]	-	30	ns
t _{WDD}	Write pulse to data delay [25]	-	45	ns
Interrupt Timi	ng			
t _{WINS}	R/W to INTERRUPT set time	_	45	ns
t _{EINS}	CE to INTERRUPT set time	_	45	ns
t _{INS}	Address to INTERRUPT set time	_	45	ns
t _{OINR}	OE to INTERRUPT reset time [26]	-	45	ns
t _{EINR}	CE to INTERRUPT reset time [26]	-	45	ns
t _{INR}	Address to INTERRUPT reset time [26]	_	45	ns

Notes

^{24.} Test conditions used are Load 2.

^{24.} Test conditions used are Load 2.
25. <u>A write</u> operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.
Port B's address toggled.
CE_for Port B is toggled.
R/W for Port B is toggled during valid read.
26. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.



Switching Waveforms

Figure 4. Read Cycle No. 1 [27, 28] **Either Port ADDR Access**




Figure 5. Read Cycle No. 2 [27, 29]





Figure 6. Write Cycle No. 1 (OE Three-States Data I/Os – Either Port) [30, 31]



- 27. R/\overline{W} is HIGH for read cycle.
- 28. Device is continuously selected, $\overline{\text{CE}} = \text{V}_{\text{IL}}$ and $\overline{\text{OE}} = \text{V}_{\text{IL}}$. 29. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.

- 2.5. Address varied prior to or combined it with CE transition LOW.

 30. The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.

 31. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t_{PWE} or t_{HZWE} + t_{SD} to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t_{SD}.



Switching Waveforms (continued)
Figure 7. Write Cycle No. 2 (R/W Three-States Data I/Os – Either Port) [32, 33]






Figure 8. Read Cycle No. 3 [36]



- 32. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
- 33. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high impedance state.
- 34. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on the bus for the required tSD. If OE is HIGH during a R/Wn controlled write cycle, this requirements does not apply and the write pulse can be as short as the specified tPWE.
- 35. <u>Transition is</u> measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.
- $36.\overline{CEL} = \overline{CER} = LOW.$









Figure 10. Busy Timing Diagram No. 2 (ADDR Arbitration) [37]




37. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.




Switching Waveforms (continued)

Figure 11. Interrupt Timing Diagrams









^{38.} Parameter t_{INS} or t_{INR} depends on which enable pin $(\overline{\text{CE}}_{\text{L}}$ or $R\overline{W}_{\text{L}})$ is asserted last. 39. Parameter t_{HA} depends on which enable pin $(\overline{\text{CE}}_{\text{L}}$ or $R\overline{W}_{\text{L}})$ is deasserted first.



Switching Waveforms (continued)

Figure 12. Interrupt Timing Diagrams






^{40.} Parameter t_{INS} or t_{INR} depends on which enable pin $(\overline{\text{CE}}_{\text{L}} \text{ or } R/\overline{W}_{\text{L}})$ is asserted last. 41. Parameter t_{HA} depends on which enable pin $(\overline{\text{CE}}_{\text{L}} \text{ or } R/\overline{W}_{\text{L}})$ is deasserted first.



Ordering Information

Ordering Code	Package Name	Package Type	Operating Range
Dual-port SRAM			<u>.</u>
CY7C131AE-15JXI	51-85004	52-pin PLCC (Pb-free)	Industrial
CY7C131E-15NXI	51-85042	52-pin PQFP (Pb-free)	
CY7C131E-25JXC	51-85004	52-pin PLCC (Pb-free)	Commercial
CY7C131E-25NXC	51-85042	52-pin PQFP (Pb-free)	
CY7C131E-55JXC	51-85004	52-pin PLCC (Pb-free)	Commercial
CY7C131E-55NXC	51-85042	52-pin PQFP (Pb-free)	
CY7C131E-55JXI	51-85004	52-pin PLCC (Pb-free)	Industrial
CY7C131E-55NXI	51-85042	52-pin PQFP (Pb-free)	
Dual-port SRAM			
CY7C136E-25JXC	51-85004	52-pin PLCC (Pb-free)	Commercial
CY7C136E-25NXC	51-85042	52-pin PQFP (Pb-free)	
CY7C136E-25JXI	51-85004	52-pin PLCC (Pb-free)	Industrial
CY7C136E-55JXC	51-85004	52-pin PLCC (Pb-free)	Commercial
CY7C136E-55NXC	51-85042	52-pin PQFP (Pb-free)	
CY7C136AE-55JXI	51-85004	52-pin PLCC (Pb-free)	Industrial
CY7C136AE-55NXI	51-85042	52-pin PQFP (Pb-free)	
	Dual-port SRAM CY7C131AE-15JXI CY7C131E-15NXI CY7C131E-25JXC CY7C131E-25NXC CY7C131E-55JXC CY7C131E-55JXC CY7C131E-55NXC CY7C131E-55NXI Dual-port SRAM CY7C136E-25JXC CY7C136E-25JXC CY7C136E-55JXC CY7C136E-55JXC CY7C136E-55JXC CY7C136E-55JXC CY7C136E-55JXC CY7C136E-55JXC	Dual-port SRAM 51-85004 CY7C131AE-15JXI 51-85004 CY7C131E-15NXI 51-85004 CY7C131E-25JXC 51-85004 CY7C131E-25NXC 51-85042 CY7C131E-55JXC 51-85004 CY7C131E-55NXC 51-85004 CY7C131E-55NXI 51-85004 CY7C131E-55NXI 51-85004 CY7C131E-55NXI 51-85004 CY7C136E-25JXC 51-85004 CY7C136E-25JXI 51-85004 CY7C136E-55JXC 51-85004 CY7C136E-55JXC 51-85004 CY7C136E-55JXC 51-85004 CY7C136E-55JXI 51-85004 CY7C136E-55JXI 51-85004 CY7C136E-55JXI 51-85004	Name Dual-port SRAM CY7C131AE-15JXI 51-85004 52-pin PLCC (Pb-free) CY7C131E-15NXI 51-85042 52-pin PQFP (Pb-free) CY7C131E-25JXC 51-85004 52-pin PLCC (Pb-free) CY7C131E-25NXC 51-85004 52-pin PLCC (Pb-free) CY7C131E-55JXC 51-85004 52-pin PLCC (Pb-free) CY7C131E-55NXC 51-85004 52-pin PLCC (Pb-free) CY7C131E-55JXI 51-85004 52-pin PLCC (Pb-free) CY7C131E-55NXI 51-85004 52-pin PLCC (Pb-free) CY7C136E-25JXC 51-85004 52-pin PLCC (Pb-free) CY7C136E-25JXC 51-85004 52-pin PLCC (Pb-free) CY7C136E-55JXI 51-85004 52-pin PLCC (Pb-free) CY7C136E-55JXC 51-85004 52-pin PLCC (Pb-free) CY7C136E-55JXC 51-85004 52-pin PLCC (Pb-free) CY7C136E-55JXI 51-85004 52-pin PLCC (Pb-free) CY7C136AE-55JXI 51-85004 52-pin PLCC (Pb-free)

Ordering Code Definitions





Package Diagrams

Figure 13. 52-pin PLCC (0.756 x 0.756 Inches) J52 Package Outline, 51-85004





Figure 14. 52-pin PQFP (10 × 10 × 2.0 mm) N5210 Package Outline, 51-85042





Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
PLCC	Plastic Leaded Chip Carrier			
PQFP	Plastic Quad Flat Package			
SRAM	Static Random Access Memory			
TTL	Transistor-Transistor Logic			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
μΑ	microampere				
mA	milliampere				
mV	millivolt				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



Document History Page

	Document Title: CY7C131E/CY7C131AE/CY7C136E/CY7C136AE, 1 K / 2 K × 8 Dual-port Static RAM Document Number: 001-64231				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	3038037	ADMU	09/24/2010	New data sheet.	
*A	3394800	ADMU	10/04/2011	Changed status from Preliminary to Final. Updated Maximum Ratings (Removed (Pin 48 to Pin 24)). Updated Electrical Characteristics (changed minimum value of I_{OZ} parameter from $-10~\mu A$ to $-20~\mu A$, changed maximum value of I_{OZ} parameter from $+10~\mu A$ to $+20~\mu A$ and changed maximum value of I_{SB3} from $0.5~m A$ to $15~m A$ for both Commercial and Industrial temperature ranges). Updated Package Diagrams (Updated revision of 51-85004 from *B to *C and revision of 51-85042 from *A to *C). Updated in new template.	
*B	3403147	ADMU	10/12/2011	No technical updates.	
*C	3435230	ADMU	11/17/2011	Updated Features (Removed a feature "Expandable data bus width to 16 bits or more using Master/Slave chip select when using more than one device." and updated another feature to read as "BUSY output flag to indicate access to the same location by both ports.". Updated Functional Description (Updated the sentence in the first paragraph to read as "The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE can be used as a standalone dual-port static RAM.". Updated Note 2 to read as "BUSY is a push-pull output. No pull-up resistor required.". Updated Note 3 to read as "Interrupt: push-pull output. No pull-up resistor required.". Updated Maximum Ratings (Removed "(per MIL-STD-883, Method 3015)"). Updated Electrical Characteristics (Removed the Note "See the last page of this specification for Group A subgroup testing information." and its reference in Parameter column.). Updated Capacitance (Changed maximum value of C _{IN} parameter from 10 pF to 15 pF). Updated AC Test Loads and Waveforms. Updated Switching Characteristics (Removed the Note "See the last page of this specification for Group A subgroup testing information." and its reference in Parameter column.). Updated Switching Characteristics (Changed the minimum value of t _{OHA} from 0 ns to 3 ns). Removed the section "Typical DC and AC Characteristics". Removed the section "Reference Documents".	
*D	3620277	ADMU	06/15/2012	Added footnotes 9, 13, 17, 20, 36, 37, 39, 40, 41, and 42. Missing overbars updated. Removed "Slave Diagrams". Updated Figure 3 with value 5 ns. Updated Maximum Ratings (updated Static discharge voltage from 2001 V to 1100 V). Corrected the typo in Electrical Characteristics. Updated Package Diagrams (51-85042 from Rev *C to *D). Updated I _{CC} parameters in Electrical Characteristics table. Updated Typical Operating Current parameters in Selection Guide.	
*E	3997575	ADMU	05/15/2013	Updated Package Diagrams: spec 51-85004 – Changed revision from *C TO *D. Added Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K × 8 Dual Port Static RAM.	



Document History Page (continued)

Document Title: CY7C131E/CY7C131AE/CY7C136E/CY7C136AE, 1 K / 2 K × 8 Dual-port Static RAM Document Number: 001-64231						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*F	4241174	ADMU	01/09/2014	Removed Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K x 8 Dual Port Static RAM. Updated in new template.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2010-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.