

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## FEATURES

- Low current from 3 V supply
- Fully programmable RF divider
- 3-line serial interface bus
- Second synthesizer to control first IF or offset loop frequency
- Independent fully programmable reference dividers for each loop, driven from external crystal oscillator
- Dual phase detector outputs to allow fast frequency switching
- Integrated digital-to-analog converter
- Dual power-down modes.

## APPLICATIONS

- 900 MHz mobile telephones
- Portable battery-powered radio equipment.

## GENERAL DESCRIPTION

The UMA1018M BICMOS device integrates prescalers, programmable dividers, and phase comparators to implement two phase-locked loops. The device is designed to operate from 3 NiCd cells, in pocket phones, with low current and nominal 5 V supplies.

## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{CC}, V_{DD}$	supply voltage	$V_{CC} \geq V_{DD}$	2.7	—	5.5	V
$I_{CC} + I_{DD}$	principal synthesizer supply current	auxiliary synthesizer in power-down mode	—	6.9	—	mA
	principal and auxiliary synthesizer supply current	principal and auxiliary synthesizer ON	—	9.6	—	mA
$I_{CCPD}, I_{DDPD}$	current in power-down mode per supply		—	12	—	$\mu$ A
$f_{PI}$	principal input frequency		50	—	1200	MHz
$f_{AI}$	auxiliary input frequency		20	—	300	MHz
$f_{XTAL}$	crystal reference input frequency		3	—	40	MHz
$f_{PPC}$	principal phase comparator frequency		—	200	—	kHz
$f_{APC}$	auxiliary phase comparator frequency		—	200	—	kHz
$T_{amb}$	operating ambient temperature		-30	—	+85	$^{\circ}$ C

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
UMA1018M	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1

## BLOCK DIAGRAM




Fig.1 Block diagram.

7110826 0084349 230

1510

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## PINNING

SYMBOL	PIN	DESCRIPTION
FAST	1	control input to speed-up main synthesizer
CPPF	2	principal synthesizer speed-up charge-pump output
CPP	3	principal synthesizer normal charge-pump output
V <sub>DD1</sub>	4	digital power supply 1
V <sub>DD2</sub>	5	digital power supply 2
PRI	6	1 GHz principal synthesizer RF divider input
DGND	7	digital ground
f <sub>Xtal</sub>	8	common reference frequency input from crystal oscillator
PON	9	principal synthesizer power-on input
DOUT	10	8-bit digital-to-analog output
CLK	11	serial clock input
DATA	12	serial data input
E	13	programming bus enable input (active LOW)
I <sub>SET</sub>	14	regulator pin to set the charge-pump currents
AUX	15	auxiliary synthesizer frequency input
AGND	16	analog ground
CPA	17	auxiliary synthesizer charge-pump output
V <sub>CC</sub>	18	supply for charge-pump and DAC circuits
AON	19	auxiliary synthesizer power-on input
LOCK	20	in-lock detect output (main PLL); test mode output




Fig.2 Pin configuration.

## FUNCTIONAL DESCRIPTION

### Principal synthesizer

Programmable reference and main dividers drive the principal PLL phase detector. Two charge pumps produce phase error current pulses for integration in an external loop filter. A hardwired power-down input PON (pin 9) ensures that the dividers and phase comparator circuits can be disabled.

The PRI input (pin 6) drives a pre-amplifier to provide the clock to the first divider stage. The pre-amplifier has a high input impedance, dominated by pin and pad capacitance.

The circuit operates with signal levels from 50 mV up to 300 mV (RMS), and at frequencies as high as 1.2 GHz. The high frequency divider circuits use bipolar transistors, slower bits are CMOS. Divide ratios (512 to 131 071) allow a 1 MHz phase comparison with the 500 MHz inputs, and a 10 kHz phase comparison at 1.2 GHz RF.

The reference and main divider outputs are connected to a phase/frequency detector that controls two charge pumps. The two pumps have a common bias-setting current that is set by an external resistance. The ratio between currents in fast and normal operating modes can be programmed via the 3-wire serial bus.

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

The low current pump remains active except in power-down. The high current pump is enabled via the control input FAST (pin 1). By appropriate connection to the loop filter, dual bandwidth loops are provided: short time constant during frequency switching (FAST mode) to speed-up channel changes and low bandwidth in the settled state (on-frequency) to improve noise and breakthrough levels.

The principal synthesizer speed-up charge pump (CPPF) is controlled by the FAST input in synchronization with phase detector operation in such a way that potential disturbances are minimized. The dead zone (caused by finite time taken to switch the current sources on or off) is cancelled by feedback from the normal pump output to the phase detector providing improved linearity.

An open drain transistor drives the output pin LOCK (pin 20). It is recommended that the pull-up resistor from this pin to  $V_{DD}$  is chosen such that the value is high enough to keep the sink current in the LOW state below 400  $\mu$ A. The circuit can be programmed to output either the phase error in the principal or auxiliary phase detectors or the combination from both detectors (OR function). The resultant output will be a current pulse with the duration of the selected phase error. By appropriate external filtering and threshold comparison an out-of-lock or an in-lock flag is generated.

## Auxiliary synthesizer

The auxiliary synthesizer has a 14-bit main divider and an 11-bit reference divider. A separate power-down input AON (pin 19), disables currents in the auxiliary dividers, phase detector, and charge pump. The auxiliary input signal is amplified and fed to the main divider. The input buffer presents a high impedance, dominated by pin and pad capacitance. First divider stages use bipolar technology operating at input frequencies up to 300 MHz; the slower bits are CMOS. The auxiliary loop phase detector and charge pump use similar circuits to the main loop low-current phase comparator, including dead-zone compensation feedback.

The auxiliary reference divider is clocked on the opposite edge of the main reference divider to ensure that active edges arrive at the auxiliary and principal phase detectors at different times. This minimizes the potential for interference between the charge pumps of each loop.

## Serial programming bus

A simple 3-line unidirectional serial bus is used to program the circuit. The 3 lines are DATA, CLK and  $\bar{E}$  (enable). The data sent to the device is loaded in bursts framed by  $\bar{E}$ . Programming clock edges and their appropriate data bits are ignored until  $\bar{E}$  goes active LOW. The programmed information is loaded into the addressed latch when  $\bar{E}$  returns inactive HIGH. Only the last 21 bits serially clocked into the device are retained within the programming register. Additional leading bits are ignored, and no check is made on the number of clock pulses. The fully static CMOS design uses virtually no current when the bus is inactive. It can always capture new programmed data even during power-down of main and auxiliary loops.

However when either principal synthesizer or auxiliary synthesizer or both are powered-on, the presence of a TCXO signal is required at pin 8 ( $f_{XTAL}$ ) for correct programming.

## Data format

Data is entered with the most significant bit first. The leading bits make up the data field, while the trailing four bits are an address field. The UMA1018M uses 6 of the 16 available addresses. These are chosen to allow direct compatibility with the UAA2072M integrated front-end. The data format is shown in Table 1. The first entered bit is p1, the last bit is p21.

The trailing address bits are decoded on the inactive edge of  $\bar{E}$ . This produces an internal load pulse to store the data in one of the addressed latches. To avoid erroneous divider ratios, the pulse is not allowed during data reads by the frequency dividers. This condition is guaranteed by respecting a minimum  $\bar{E}$  pulse width after data transfer. The corresponding relationship between data fields and addresses is given in Table 2.

7110826 0084351 999

1512

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

**Table 1** Format of programmed data

PROGRAMMING REGISTER BIT USAGE										FIRST IN	
LAST IN		p20	p19		p18	p17		p16	.../..		p2
ADD0		ADD1	ADD2		ADD3	DATA0		DATA1	.../..		DATA15
LATCH ADDRESS		LSB	DATA COEFFICIENT					MSB	DATA16		

**Table 2** Bit allocation (note 1)

REGISTER BIT ALLOCATION												LT										
FT	p1	p2	p3	p4	p5	p6	p7	p8	p9	p10	p11	p12	p13	p14	p15	p16	p17	p18	p19	p20	p21	
dr16	dt15	dt14	dt13	dt12									dt4	dt3	dt2	dt1	dt0					
					DATA FIELD																ADDRESS	
					TEST BITS <sup>(2)</sup>																	
PM16	X	X	X	X	OLP	OLA	CR1	CRO	X	X	SPON	SAON	X	X	X	X	X	0	0	0	0	
	X	X	X	X	X	X	PR10	PRINCIPAL MAIN DIVIDER COEFFICIENT		PRINCIPAL REFERENCE DIVIDER COEFFICIENT		PR0		PM0		0		1				
	X	X	X	X	X	X	AM13	AUXILIARY MAIN DIVIDER COEFFICIENT		AUXILIARY REFERENCE DIVIDER COEFFICIENT		AR0		AM0		0		1				
	X	X	X	X	X	X	AR10	8-BIT DAC FOR EXTERNAL TRIM		DA0		1		0		0		0				

**Notes**

1. FT = first; LT = last; SPON = software power-up for principal synthesizer (1 = ON); SAON = software power-up for auxiliary synthesizer (1 = ON).
2. The test register is not to be programmed. Normally all bits of the test register must be set to zero.

**Table 3** Out-of-lock select

OLP		OLA		OUT-OF-LOCK ON PIN 20	
0	0	0	0	output disabled	
0	1	1	1	auxiliary phase error	
1	0	0	0	principal phase error	
1	1	1	1	both auxiliary and principal	

7110826 0084352 825

1513

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

**Table 4** Fast and normal charge pumps current ratio (note 1)

CR1	CR0	$I_{CPA}$	$I_{CPP}$	$I_{CPPF}$	$I_{CPPF} : I_{CPP}$
0	0	$4 \times I_{SET}$	$4 \times I_{SET}$	$16 \times I_{SET}$	4 : 1
0	1	$4 \times I_{SET}$	$4 \times I_{SET}$	$32 \times I_{SET}$	8 : 1
1	0	$4 \times I_{SET}$	$2 \times I_{SET}$	$24 \times I_{SET}$	12 : 1
1	1	$4 \times I_{SET}$	$2 \times I_{SET}$	$32 \times I_{SET}$	16 : 1

**Note**

$$1. I_{SET} = \frac{V_{14}}{R_{ext}} ; \text{ common bias current for charge pumps and DAC.}$$

**Table 5** Power-down modes

AON	PON	FAST	PRINCIPAL DIVIDERS	AUXILIARY DIVIDERS	PUMP CPA	PUMP CPP	PUMP CPPF	DAC AND BIAS
0	0	X	OFF	OFF	OFF	OFF	OFF	OFF
0	1	0	ON	OFF	OFF	ON	OFF	ON
0	1	1	ON	OFF	OFF	ON	ON	ON
1	0	X	OFF	ON	ON	OFF	OFF	ON
1	1	0	ON	ON	ON	ON	OFF	ON
1	1	1	ON	ON	ON	ON	ON	ON

**Digital-to-analog converter**

The byte loaded via the bus into the appropriate latch drives a digital-to-analog converter. The internal current is scaled by the external resistance ( $R_{ext}$ ) at pin  $I_{SET}$ , similar to the charge pumps. The nominal full-scale current is  $4 \times I_{SET}$ . The output current is mirrored to produce a full-scale voltage into a user-defined ground referenced resistance, thereby allowing optimum swing from power supply rails within the 2.7 to 5.5 V limits. The band gap reference voltage at pin  $I_{SET}$  is temperature and supply independent. The DAC signal is monotonic across the full range of digital input codes to enable fine adjustment of other system blocks. The typical settling time for full-scale switching is 400 ns into a  $12 \text{ k}\Omega // 20 \text{ pF}$  load. DAC functionality is neither tested nor guaranteed on the UMA1018M/C1/S1 version.

**Power-down modes**

The action of the control inputs on the state of internal blocks is defined by Table 5.

Note that in Table 5 PON and AON can be either the software or hardware power-down signals. The dividers are ON when both hardware and software power-down signals are at logic 1.

When either synthesizer is reactivated after power-down the main and reference dividers of that synthesizer are synchronized to avoid the possibility of random phase errors on power-up.

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	digital supply voltage	-0.3	+5.5	V
$V_{CC}$	analog supply voltage	-0.3	+5.5	V
$\Delta V_{CC-DD}$	difference in voltage between $V_{CC}$ and $V_{DD}$	-0.3	+5.5	V
$V_h$	voltage at pins 1, 6, 8 to 15, 19 and 20	-0.3	$V_{DD} + 0.3$	V
$V_{2, 3, 17}$	voltage at pins 2, 3 and 17	-0.3	$V_{CC} + 0.3$	V
$\Delta V_{GND}$	difference in voltage between AGND and DGND (these pins should be connected together)	-0.3	+0.3	V
$P_{tot}$	total power dissipation	-	150	mW
$T_{stg}$	storage temperature	-55	+125	°C
$T_{amb}$	operating ambient temperature	-30	+85	°C
$T_j$	maximum junction temperature	-	95	°C

## HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices.

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	120	K/W

7110826 0084354 6T8

1515

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## CHARACTERISTICS

All values refer to the typical measurement circuit of Fig.5; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply; pins 4, 5 and 18</b>						
$V_{DD}$	digital supply voltage	$V_{DD1} = V_{DD2}$	2.7	-	5.5	V
$V_{CC}$	analog supply voltage	$V_{CC} \geq V_{DD}$	2.7	-	5.5	V
$I_{DD}$	principal synthesizer digital supply current	$V_{DD} = 5.5$ V	-	6.5	8.5	mA
	auxiliary synthesizer digital supply current	$V_{DD} = 5.5$ V	-	2.7	4.0	mA
$I_{CC}$	charge pumps and DAC analog supply current (DAC setting FFH)	$V_{CC} = 5.5$ V; $R_{ext} = 12$ k $\Omega$	-	0.4	1.0	mA
$I_{CCPD}, I_{DDPD}$	current in power-down mode per supply	logic levels 0 or $V_{DD}$	-	12	50	$\mu$ A
<b>RF principal main divider input; pin 6</b>						
$f_{VCO}$	VCO input frequency	$2.7 \text{ V} < V_{DD} < 4.5 \text{ V}$	50	-	1200	MHz
		$2.7 \text{ V} < V_{DD} < 5.5 \text{ V}$	50	-	1100	MHz
$V_{\delta(\text{rms})}$	AC-coupled input signal level (RMS value)	$R_s = 50 \Omega$ ; $2.7 \text{ V} < V_{DD} < 3.5 \text{ V}$ ; $0.5 < f_{VCO} < 1.2 \text{ GHz}$	50	-	300	mV
		$R_s = 50 \Omega$ ; $2.7 \text{ V} < V_{DD} < 5.5 \text{ V}$ ; $0.5 < f_{VCO} < 1.1 \text{ GHz}$	100	-	300	mV
		$R_s = 50 \Omega$ ; $2.7 \text{ V} < V_{DD} < 5.5 \text{ V}$ ; $50 < f_{VCO} < 500 \text{ MHz}$	150	-	300	mV
$Z_i$	input impedance (real part)	$f_{VCO} = 1 \text{ GHz}$	-	1	-	k $\Omega$
$C_i$	typical pin input capacitance	indicative, not tested	-	2	-	pF
$R_{pm}$	principal main divider ratio		512	-	131071	
$f_{PPCmax}$	maximum principal loop comparison frequency		-	2000	-	kHz
$f_{PPCmin}$	minimum principal loop comparison frequency		-	10	-	kHz
<b>Auxiliary loop main divider input; pin 15</b>						
$f_{AI}$	input frequency		20	-	300	MHz
$V_{15(\text{rms})}$	AC-coupled input signal level (RMS value)	$R_s = 50 \Omega$ ; $2.7 \text{ V} < V_{DD} < 3.5 \text{ V}$	50	-	500	mV
		$R_s = 50 \Omega$ ; $3.5 \text{ V} < V_{DD} < 5.5 \text{ V}$	100	-	500	mV
$Z_i$	input impedance (real part)	$f_{AI} = 100 \text{ MHz}$	-	1	-	k $\Omega$
$C_i$	typical pin input capacitance	indicative, not tested	-	2	-	pF
$R_{am}$	auxiliary main divider ratio		64	-	16383	

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$f_{APCmax}$	maximum auxiliary loop comparison frequency		—	2000	—	kHz
$f_{APCmin}$	minimum auxiliary loop comparison frequency		—	10	—	kHz
<b>Dual synthesizer reference divider input; pin 8</b>						
$f_{XTAL}$	input frequency range from crystal		3	—	40	MHz
$V_8(\text{rms})$	sinusoidal input signal level (RMS value)	5 MHz < $f_{XTAL}$ < 40 MHz	50	—	500	mV
		3 MHz < $f_{XTAL}$ < 40 MHz	100	—	500	mV
$Z_I$	input impedance (real part)	$f_{XTAL} = 30 \text{ MHz}$	—	2	—	k $\Omega$
$C_I$	typical pin input capacitance	indicative, not tested	—	2	—	pF
$R_{pr}$	principal reference division ratio		8	—	2047	
$R_{ar}$	auxiliary reference division ratio		8	—	2047	
<b>Charge pump current setting resistor input; pin 14</b>						
$R_{ext}$	external resistor from pin 14 to ground		12	—	60	k $\Omega$
$V_{14}$	regulated voltage at pin 14	$R_{ext} = 12 \text{ k}\Omega$	—	1.15	—	V
<b>Charge pump outputs; pins 17, 3 and 2; <math>R_{ext} = 12 \text{ k}\Omega</math></b>						
$I_{Ocp}$	charge pump output current error		-25	—	+25	%
$I_{match}$	sink-to-source current matching	$V_{cp}$ in range	—	$\pm 5$	—	%
$I_{Lcp}$	charge pump off leakage current	$V_{cp} = \frac{1}{2}V_{CC}$	-5	$\pm 1$	+5	nA
$V_{cp}$	charge pump voltage compliance		0.4	—	$V_{CC} - 0.4$	V
<b>Interface logic input signal levels; pins 13, 12, 11 and 1</b>						
$V_{IH}$	HIGH level input voltage		$0.7V_{DD}$	—	$V_{DD} + 0.3$	V
$V_{IL}$	LOW level input voltage		-0.3	—	$0.3V_{DD}$	V
$I_{bias}$	input bias current	logic 1 or logic 0	-5	—	+5	$\mu\text{A}$
$C_I$	input capacitance	indicative, not tested	—	2	—	pF
<b>DAC output signal levels; pin 10, <math>R_{ext} = 12 \text{ k}\Omega</math></b>						
$I_{DAC}$	DAC full scale output current		$3 \times I_{SET}$	$4 \times I_{SET}$	$5 \times I_{SET}$	mA
$V_{10}$	output voltage compliance	all codes	0	—	$V_{DD} - 0.4$	V
$I_{10\text{min}}$	minimum DAC current	00 code	—	2	5	$\mu\text{A}$
$I_{\text{monot}}$	worst case monotonicity test: $\Delta I \times 256/400 \mu\text{A}$	note 1	0.1	—	1.9	
<b>Lock detect output signal; pin 20 open-drain output</b>						
$V_{OL}$	LOW level output voltage	$I_{sink} = 0.4 \text{ mA}$	—	—	0.4	V

**Note**

1.  $\Delta I$  is the change in DAC output current when making the code transitions: 7FH/80H, 3FH/40H or 1FH/20H.

7110826 0084356 470

# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## SERIAL BUS TIMING CHARACTERISTICS

$V_{DD} = V_{CC} = 3 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
<b>Serial programming clock; CLK</b>					
$t_r$	input rise time	—	10	40	ns
$t_f$	input fall time	—	10	40	ns
$T_{cy}$	clock period	100	—	—	ns
<b>Enable programming; <math>\bar{E}</math></b>					
$t_{START}$	delay to rising clock edge	40	—	—	ns
$t_{END}$	delay from last falling clock edge	-20	—	—	ns
$t_w$	minimum inactive pulse width	2000 <sup>(1)</sup>	—	—	ns
$t_{SU;\bar{E}}$	enable set-up time to next clock edge	20	—	—	ns
<b>Register serial input data; DATA</b>					
$t_{SU;DAT}$	input data to clock set-up time	20	—	—	ns
$t_{HD;DAT}$	input data to clock hold time	20	—	—	ns


### Note

1. The minimum pulse width ( $t_w$ ) can be smaller than 2  $\mu\text{s}$  provided all the following conditions are satisfied:

a) Principal main divider input frequency  $f_{VCO} > \frac{256}{t_w}$

b) Auxiliary main divider input frequency  $f_{AI} > \frac{32}{t_w}$

c) Reference dividers input frequency  $f_{XTAL} > \frac{3}{t_w}$



# Low-voltage dual frequency synthesizer for radio telephones

UMA1018M

## APPLICATION INFORMATION




Fig.4 Typical application block diagram.

## Low-voltage dual frequency synthesizer for radio telephones

UMA1018M




Fig.5 Typical test and application diagram.

This Material Copyrighted By Its Respective Manufacturer