
# **TOSHIBA**



**TOSHIBA CORPORATION** 

Semiconductor Company

# Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".

### CMOS 32-bit Micro-controller

# TMP92CM27FG

### Outline and Device Characteristics

TMP92CM27 is high-speed advanced 32-bit micro-controller developed for controlling equipment which processes mass data.

TMP92CM27 is a micro-controller which has a high-performance CPU (TLCS-900/H1 CPU) and various built-in I/Os.

TMP92CM27FG is housed in a 144-pin flat package.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU(TLCS-900/H1 CPU)
  - Compatible with TLCS-900/L1 instruction code
  - 16Mbytes of linear address space
  - · General-purpose register and register banks
  - Micro DMA: 8channels (250ns/4bytes at fc = 40MHz, best case)
- (2) Minimum instruction execution time: 50ns(at fc=40MHz)
- (3) Internal memory
  - Internal RAM: 32K-byte (32-bit 1 clock access and program execution are possible)
  - Internal ROM: None
- (4) External memory expansion
  - Expandable up to 16M bytes (shared program/data area)
  - Can simultaneously support 8/16-bit width external data bus
    - · · · Dynamic data bus sizing
  - Separate bus system/
- (5) Memory controller
  - Chip select output : 6 channels

030619EBP1

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
   TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in
  general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility
  of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire
  system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life,
  bodily injury or damage to property.

bodily injury of darnage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal design of the products is the products of the products in the product of the products in the product of the products in the products in the products are products and products in the product in the product

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.



Purchase of TOSHIBA I<sup>2</sup>C components conveys a license under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

92CM27-1 2005-04-20

- (6) 8-bit timers: 8 channels
- (7) 16-bit timers: 6 channels
- (8) Pattern generator: 2 channels
- (9) General-purpose serial interface: 4 channels
  - UART/Synchronous mode: 4 channels (ch.0 to ch.3)
  - IrDA Ver.1.0(115kbps) mode selectable : 1 channels (ch.0)
- (10) Serial bus interface: 2 channels
  - I<sup>2</sup>C bus mode/clock synchronous mode selectable
- (11) High Speed serial interface: 2 channels
- (12) SDRAM controller: 1 channels
  - Supported 16M, 64M-bit SDR (Single Data Rate)-SDRAM
  - Supported not only operate as RAM and Data for LCD display but also programming directly from SDRAM
- (13) 10-bit AD converter: 12 channels
- (14) 8-bit DA converter: 2 channels
- (15) Watchdog timer
- (16) Key-on wake up (only for HALT release): 8 channels
- (17) Interrupts: 71 interrupts
  - 9 CPU interrupts : Software interrupt instruction and illegal instruction
  - 49 internal interrupts : Seven selectable priority levels
  - 13 external interrupts(INT0 to INTB, NMI): Seven selectable priority levels (INT0 to INTB)
     (INT0 to INTB are selectable edge or level interrupt)
- (18) External bus release function
- (19) Input/output ports: 83 pins
- (20) Stand-by function
  - Three Halt modes: Idle2 (programmable), Idle1, Stop
- (21) Clock controller
  - Clock doubler (PLL): fc = f<sub>OSCH</sub>×4 (fc=40MHz @ f<sub>OSCH</sub>=10MHz)
  - Clock gear function: Select a High-frequency clock fc to fc/16
- (22) Operating voltage
  - VCC = 3.0 V to 3.6 V (fc max = 40MHz)
- (23) Package
  - 144 pin QFP : P-LQFP144-1616-0.40C

92CM27-2 2005-04-20




Figure 1.1 TMP92CM27 block diagram

# 2. Pin assignment and pin functions

The assignment of input/output pins for the TMP92CM27, their names and functions are as follows:




Figure 2.1.1 Pin assignment diagram (144 pin LQFP)

92CM27-4 2005-04-20

# 2.2 Pin names and functions

The following table shows the names and functions of the input/output pins  $\,$ 

Table 2.2.1 Pin names and functions (1/5)

Pin name	Number of Pin	I/O	Function
D0 to D7	8	I/O	Data: Data bus D0 to D7
P10 to P17 D8 to D15	8	I/O I/O	Port 1: I/O port Input or output specifiable in units of bits Data: Data bus D8 to D15
A0 to A7	8	Output	Address: Address bus A0 to A7
A8 to A15	8	Output	Address: Address bus A8 to A15
P60 to P67	8	I/O	Port 6: I/O port
A16 to A23		Output	Address: Address bus A16 to A23
RD	1	Output	Read: Outputs strobe signal for read external memory (with pull-up register)
P71	1	I/O	Port 71: I/O port (Schmitt input, with pull-up register)
WRLL		Output	Write: Output strobe signal for writing data on pins D0 to D7
P72	1	I/O	Port 72: I/O port (schmitt/input, with-pull-up register)
WRLU		Output	Write: Output strobe signal for writing data on pins D8 to D15
P73	1	I/O	Port 73: I/O port (schmitt input)
R/ W		Output	Read/Write: 1 represents read or dummy cycle; 0 represents write cycle
P74	1	I/O	Port 74: I/O port (Schmitt input, with pull-up register)
SRWR		Output	Write enable for SRAM: Strobe signal for writing data
P75	1	I/O	Port 75: I/O port (Schmitt input, with pull-up register)
SRLLB		Output	Data enable for SRAM on pins D0 to D7
P76	1	I/O	Port 76: 1/Q port (Schmitt input, with pull-up register)
SRLUB		Output	Data enable for SRAM on pins D8 to D15
P77	1	I/O	Post 77: I/O port (Schmitt input)
WAIT		Input	Wait: Signal used to request CPU bus wait
P80	1	Output	Rort 80; Output port
CS0		Output	Chip select 0: Outputs "Low" when address is within specified address area
P81	1 _	Output/	Port 81: Output port
CS1		Output	Chip select 1: Outputs "Low" when address is within specified address area
P82	/4	Output	Port 82: Output port
CS2		Output	Chip select 2: Outputs "Low" when address is within specified address area
P83	1	Qutput	Port 83: Output port
CS3		Output	Chip select 3: Outputs "Low" when address is within specified address area
SDCS	$\Diamond$	Output	Chip select for SDRAM: Outputs "Low" when address is within SDRAM address area
P84	V1 D	Output	Pôrt 84: Output port
CS4		Output	Chip select 4: Outputs "Low" when address is within specified address area
P85	1	Output	Port 85: Output port
CS5	<i>)</i> ) '	Output	Chip select 5: Outputs "Low" when address is within specified address area
WDTOUT		Output	Watchdog timer output pin
P86	1	160	Port 86: I/O port (Schmitt input)
BUSRQ	'	Input	Bus request: request pin that set external memory bus to high-impedance
2001/0			(for External DMAC)
P87	1	I/O	Port 87: I/O port (Schmitt input)
BUSAK		Output	Bus acknowledge: this pin show that external memory bus pin is set to high-impedance
			by receiving BUSRQ (for External DMAC)

Table 2.2.2 Pin names and functions (2/5)

Pin name	Number of Pin	I/O	Function			
P90	1	Output	Port 90: Output port			
SDWE		Output	Write enable for SDRAM			
P91	1	Output	Port 91: Output port			
SDRAS		Output	Row address strobe for SDRAM			
P92	1	Output	Port 92: Output port			
SDCAS		Output	Column address strobe for SDRAM			
P93	1	Output	Port 93: Output port			
SDLLDQM	· ·	Output	Data enable for SDRAM on pins D0 to D7			
P94	1	Output	Port 94: Output port			
SDLUDQM		Output	Data enable for SDRAM on pins D8 to D15			
P95	1	Output	Port 95: Output port			
SDCKE		Output	Clock enable for SDRAM			
P96	1	Output	Port 96: Output port			
SDCLK		Output	Clock for SDRAM			
PA0	1	I/O	Port A0: I/O port (Schmitt input)			
RXD0		Input	Serial 0 receive data			
PA1	1	I/O	Port A1: I/O port (Schmitt input)			
TXD0		Output	Serial 0 send data: Open-drain output programmable			
PA2	1	I/O	Port A2: I/O port (Schmitt input)			
SCLK0		I/O	Serial 0 clock I/O			
CTS0		Input	Serial 0 data send enable (Clear To Send)			
PA3	1	I/O	Port A3: I/O port (Schmitt input)			
RXD1		Input	Serial 1 receive data			
PA4	1	I/O	Port A4: 1/O port (Schmitt input)			
TXD1		Output	Serial 1 send data: Open-drain output programmable			
PA5	1	I/O	Port A5: I/O port (Schmitt input)			
SCLK1		I/O	Serial 1 ctock I/O			
CTS1		Input	Serial 1 data send enable (Clear To Send)			
PC0	1	1/0	Port C0: I/O port (Schmitt input)			
SO0		Output /	Serial bus interface 0 send data at SIO mode			
SDA0		/ N/Q/	Serial bus interface 0 send/receive data at I <sup>2</sup> C mode			
			Open-drain output programmable			
PC1	(1)	770	Port C1-1/O port (Schmitt input)			
SIO		Input	Serial bus interface 0 receive data at SIO mode			
SCL0		1/0	Serial bus interface 0 clock I/O data at I <sup>2</sup> C mode			
D00 ^	^ .	\ \ 	Open-drain output programmable			
PC2	2 1	1/0	Port C2: I/O port (Schmitt input)			
SCK0		1/0	Serial bus interface 0 clock I/O data at SIO mode			
PC3 SO1		I/O Output	Port C3: I/O port (Schmitt input) Serial bus interface 1 send data at SIO mode			
SDA1		Output I/O	Serial bus interface 1 send data at SIO mode Serial bus interface 1 send/receive data at I <sup>2</sup> C mode			
OBA (		_ ",0	Open-drain output programmable			
PC4	1 (	) ON	Port/C4: I/O port (Schmitt input)			
SIT	·	Input	Serial bus interface 1 receive data at SIO mode			
SCL1		1/0	Serial bus interface 1 clock I/O data at I <sup>2</sup> C mode			
			Open-drain output programmable			
PC5	1	I/O	Port C5: I/O port (Schmitt input)			
SCK1		I/O	Serial bus interface 1 clock I/O data at SIO mode			

Table 2.2.3 Pin names and functions (3/5)


	Number		,
Pin name	of Pin	I/O	Function
PD0	1	I/O	Port D0: I/O port
HSSI0		Input	High speed Serial 0 receive data
PD1	1	I/O	Port D1: I/O port (Schmitt input)
HSSO0		Output	High speed Serial 0 send data
PD2	1	I/O	Port D2: I/O port (Schmitt input)
HSCLK0		Output	High speed Serial 0 clock I/O
PD3	1	I/O	Port D3: I/O port (Schmitt input)
RXD2		Input	Serial 2 receive data
PD4	1	I/O	Port D4: I/O port (Schmitt input)
TXD2		Output	Serial 2 send data: Open-drain output programmable
PD5	1	I/O	Port D5: I/O port (Schmitt input)
SCLK2		I/O	Serial 2 clock I/O
CTS2		Input	Serial 2 data send enable (Clear To Send)
PF0	1	I/O	Port F0: I/O port (Schmitt input)
TAOIN		Input	8-bit timer 0 input: Input pin of 8-bit timer TMRA0
INT0		Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
PF1	1	I/O	Port F1: I/O port (Schmitt input)
TA1OUT		Output	8-bit timer 1 output: Output pin of 8-bit timer TMRA0 or TMRA1
PF2	1	I/O	Port F2: I/O port (Schmitt input)
TA2IN		Input	8-bit timer 2 input: Input pin of 8-bit timer TMRA2
INT1		Input	Interrupt request pin 1: Interrupt request pin with programmable level/rising/falling edge
PF3	1	I/O	Port F3: I/O port (Schmitt input)
TA3OUT		Output	8-bit timer 3 output. Output pin of 8-bit timer TMRA2 or TMRA3
PF4	1	I/O	Port F4: I/O port (Schmitt input)
TA4IN		Input	8-bit timer 4 input: Input pin of 8-bit timer TMRA4
INT2		Input	Interrupt request pin 2: Interrupt request pin with programmable level/rising/falling edge
PF5	1	I/O	Port F5: 1/O port (Schmitt input)
TA5OUT		Output /	8-bit timer 5 output: Output pin of 8-bit timer TMRA4 or TMRA5
PF6	1	I/O \	Port F6: I/O port (Schmitt input)
TA6IN		Input	8-bit timer 6 input: Input pin of 8-bit timer TMRA6
INT3		Input /	Interrupt request pin 3: Interrupt request pin with programmable level/rising/falling edge
PJ0	1/	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Port J0: I/O port (Schmitt input)
TB0OUT0		Output	16-bit timer 0 output 0: Output pin of 16-bit timer TMRB0
PJ1	(\sqrt{})	\$	Port J1: I/O port (Schmitt-input)
TB0OUT1		Output	16-bit timer 0 output 1: Output pin of 16-bit timer TMRB0
PJ2	1	<u> </u>	Port J2: I/O port (Schmitt input)
TB1OUT0	^-	Output	16-bit timer 1 output 0: Output pin of 16-bit timer TMRB1
PJ3	Z 1	I/O	Port J3: I/O port (Schmitt input)
TB1OUT1		Output	16-bit timer 1 output 1: Output pin of 16-bit timer TMRB1
PJ4	$\backslash \gamma$	I/O	Port J4: I/O port (Schmitt input)
тв200т0 (		Output	16-bit timer 2 output 0: Output pin of 16-bit timer TMRB2
TB4QUT0	ノノ	Output	16-bit timer 4 output 0: Output pin of 16-bit timer TMRB4
PJ5	1 /	/ I/O( (	Port J5: I/O port (Schmitt input)
TB2OUT1	\	Output	16-bit timer 2 output 1: Output pin of 16-bit timer TMRB2
TB4OUT1		Output	16-bit timer 4 output 1: Output pin of 16-bit timer TMRB4
PJ6	1	1/0	Port J6: I/O port (Schmitt input)
TB3OUT0		Output	16-bit timer 3 output 0: Output pin of 16-bit timer TMRB3
TB5OUT0		Output	16-bit timer 5 output 0: Output pin of 16-bit timer TMRB5
PJ7	1	I/O	Port J7: I/O port (Schmitt input)
TB3OUT1		Output	16-bit timer 3 output 1: Output pin of 16-bit timer TMRB3
TB5OUT1		Output	16-bit timer 5 output 1: Output pin of 16-bit timer TMRB5

Table 2.2.4 Pin names and functions (4/5)

Pin name	Number of Pin	I/O	Function
PK0	1	Input	Port K0: Input port (Schmitt input)
TB0IN0		Input	16-bit timer 0 input 0: Input of count/capture trigger in 16-bit TMRB0
INT4		Input	Interrupt request pin 4: Interrupt request pin with programmable level/rising/falling edge
PK1	1	Input	Port K1: Input port (Schmitt input)
TB0IN1		Input	16-bit timer 0 input 1: Input of count/capture trigger in 16-bit TMRB0
INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable level/rising/falling edge
PK2	1	Input	Port K2: Input port (Schmitt input)
TB1IN0		Input	16-bit timer 1 input 0: Input of count/capture trigger in 16-bit TMRB1
INT6		Input	Interrupt request pin 6: Interrupt request pin with programmable level/rising/falling edge
PK3	1	Input	Port K3: Input port (Schmitt input)
TB1IN1		Input	16-bit timer 1 input 1: Input of count/capture trigger in 16-bit TMRB1
INT7		Input	Interrupt request pin 7: Interrupt request pin with programmable level/rising/falling edge
PK4	1	Input	Port K4: Input port (Schmitt input)
TB2IN0		Input	16-bit timer 2 input 0: Input of count/capture trigger in 16-bit TMRB2
INT8		Input	Interrupt request pin 8: Interrupt request pin with programmable level/rising/falling edge
PK5	1	Input	Port K5: Input port (Schmitt_input)
TB2IN1		Input	16-bit timer 2 input 1: Input of count/capture trigger in 16-bit TMRB2
INT9		Input	Interrupt request pin 9: Interrupt request pin with programmable level/rising/falling edge
PK6	1	Input	Port K6: Input port (Schmitt-input)
TB3IN0		Input	16-bit timer 3 input 0. Input of count/capture trigger in 16-bit TMRB3
INTA		Input	Interrupt request pin A: Interrupt request pin with programmable level/rising/falling edge
PK7	1	Input	Port K7: Input port (Schmitt input)
TB3IN1		Input	16-bit timer 3 input 1: Input of count/capture trigger in 16-bit TMRB3
INTB		Input	Interrupt request pin B: Interrupt request pin with programmable level/rising/falling edge
PL0	1	I/O	Port, LO: I/O port (Schmitt input)
PG00		Output	Pattern generator output 00
RXD3		Input	Serial 3 receive data
PL1	1	I/O /	Port L1: I/O port (Schmitt input)
PG01		Output	Pattern generator output 01
TXD3		Output	Serial 3 send data: Open-drain output programmable
PL2	1	1/0	Port L2: I/O port (Schmitt input)
PG02		Output	Pattern generator output 02
SCLK3		// 1/0	Serial 3 clock I/O
CTS3		Input	Serial 3 data send enable (Clear To Send)
PL3	1	/ I/O	Port L3: I/O port (Schmitt input)
PG03		Qutput	Pattern generator output 03
TA7OUT		Output	8-bit timer 7 output: Output pin of 8-bit timer TMRA6 or TMRA7
PL4		I/O	Port L4: I/O port
PG10	1	Output	Pattern generator output 10
HSSI1		Input	High speed Serial 1 receive data
PL5	1	I/O	Rort L5: I/O port (Schmitt input)
PG11	))	Output	Pattern generator output 11
HSSO1	<u></u>	Output	High speed Serial 1 send data
PL6	1	/ QN	Pørt/L6: I/O port (Schmitt input)
RG12		Output	Pattern generator output 12
HSCLKT		Output	High speed Serial 1 clock I/O
PL7	1	1/0	Port L7: I/O port (Schmitt input)
PG13	1	Output	Pattern generator output 13

Table 2.2.5 Pin names and functions (5/5)

Pin name	Number of Pin	I/O	Function
PM0 to PM7	8	Input	Port M: Input port (Schmitt input)
AN0 to AN7			Analog input 0 to 7: Pin used to input to AD converter
KI0 to KI7			Key input 0 to 7: Pin used of Key-on wakeup 0 to 7
PN0 to PN3	4	Input	Port N: Input port (Schmitt input)
AN8 to AN11			Analog input 8 to 11: Pin used to input to AD converter
ADTRG			AD trigger: Signal used for request AD start (Shared with PN3)
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling
			edge level or with both edge levels programmable (Schmitt input)
DAOUT0	1	Output	Digital output 0: Pin used to output to DA converter 0
DAOUT1	1	Output	Digital output 1: Pin used to output to DA converter 1
AM0, AM1	2	Input	Operation mode:
			Fixed to AM1="0",AM0="1" External 16-bit bus, start
			Fixed to AM1="1",AM0="0" External 8-bit bus start
			Fixed to AM1="1",AM0="1" Reserved
			Fixed to AM1="0",AM0="0" Reserved
X1 / X2	2	I/O	High-frequency oscillator connection 1/O pins
RESET	1	Input	Reset: Initializes TMP92CM27 (Schmitt input, with pull-up register)
AVCC / VREFH	1	Input	Pin used to both power supply pin for AD converter and standard power supply for AD
			converter (H)
AVSS / VREFL	1	Input	Pin used to both GND pin for AD converter (0V) and standard power supply pin for AD
			converter (L)
DAVCC /	1	Input	Pin used to both power supply pin for DA converter and standard power supply for DA
DAREF			converted
DAVSS	1	Input	Pin used to both GND pin for DA converter (0V)
DVCC	4	-	Power supply pin (All DVCC pins should be connected with the power supply pin)
DVSS	4	•	GND pins (0V) (All DVSS pins should be connected with GND (0V))



# 3. Operation

This section describes the basic components, functions and operation of the TMP92CM27.

# 3.1 CPU

The TMP92CM27 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

# 3.1.1 CPU Outline

TLCS-900/H1 CPU is high-speed and high-performance CPU based on TLCS-900/L1 CPU.TLCS-900/H1 CPU has expanded 32-bit internal data bus to process instructions more quickly.

Outline is as follows:

Table 3.1.1 TMP92CM27 Outline

Parameter  Width of CPU address bus  Width of CPU data bus  Internal operating frequency  Minimum bus cycle  Internal RAM  32-bit 1-clock access  8-bit, 2-clock TMRA, TMRB, PG, SIO, SBI, access SDRAMC, ADC, DAC, WDT  16-bit, 2-clock access  External memory (SRAM etc)  External memory (SDRAM)  Minimum instruction Execution cycle  Conditional jump  Instruction gueue buffer  Instruction set  CPU mode  CPU mode  12 bits  24 bits  24 bits  24 bits  24 bits  24 bits  22 bits  Max 20MHz  CGEAR, INTC, PORT, MEMC, TMRA, TMRB, PG, SIO, SBI, SDRAMC, ADC, DAC, WDT  16-bit 2-clock access (can insert some waits)  1-clock (50ns at f <sub>SYS</sub> = 20MHz)  1-clock (100ns at f <sub>SYS</sub> = 20MHz)  Compatible with TLCS-900/L1 (LDX instruction is deleted)  Only maximum mode				
Width of CPU data bus Internal operating frequency Minimum bus cycle Internal RAM  Internal RAM  Internal RAM  Internal I/O  Int	Parameter	TMP92CM27		
Internal operating frequency  Minimum bus cycle  Internal RAM  32-bit 1-clock access  8-bit, 2-clock TMRA, TMRB, PG, SIO, SBI, 3ccess SDRAMC, ADC, DAC, WDT  16-bit, 2-clock access  External memory (SRAM etc)  External memory (SDRAM)  Minimum instruction Execution cycle  Conditional jump  Instruction set  CPU mode  Max 20MHz  1-clock access (50ns at f <sub>SYS</sub> = 20MHz)  CGEAR, INTC, PORT, MEMC, TMRA, TMRB, PG, SIO, SBI, SDRAMC, ADC, DAC, WDT  16-bit 1-clock access (can insert some waits)  1-clock (50ns at f <sub>SYS</sub> = 20MHz)  2-clock (100ns at f <sub>SYS</sub> = 20MHz)  Compatible with TLCS-900/L1 (LDX instruction is deleted)  Only maximum mode	Width of CPU address bus	( // \ ) 24 bits \ ( ) \ \		
Minimum bus cycle  Internal RAM  32-bit 1-clock access  8-bit,  CGEAR, INTC, PORT, MEMC,  TMRA, TMRB, PG, SIO, SBI,  access  SDRAMC, ADC, DAC, WDT  16-bit,  2-clock  access  External memory  (SRAM etc)  External memory  (SDRAM)  Minimum instruction  Execution cycle  Conditional jump  1-clock (50ns at f <sub>SYS</sub> = 20MHz)  Instruction queue buffer  12 bytes  Compatible with TLCS-900/L1  (LDX instruction is deleted)  CPU mode  1-clock access (50ns at f <sub>SYS</sub> = 20MHz)  CGEAR, INTC, PORT, MEMC,  TMRA, TMRB, PG, SIO, SBI,  SDRAMC, ADC, DAC, WDT  16-bit,  16-bit,  16-bit,  16-bit,  16-bit 1-clock access  (can insert some waits)  1-clock (50ns at f <sub>SYS</sub> = 20MHz)  Compatible with TLCS-900/L1  (LDX instruction is deleted)  Only maximum mode	Width of CPU data bus	32 bits \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
Internal RAM  8-bit, CGEAR, INTC, PORT, MEMC, TMRA, TMRB, PG, SIO, SBI, saccess SDRAMC, ADC, DAC, WDT  16-bit, 2-clock access (can insert some waits)  External memory (SDRAM)  Minimum instruction Execution cycle  Conditional jump  Instruction set  Instruction set  CPU mode  2-clock access (can insert some waits)  32-bit 1-clock access (CGEAR, INTC, PORT, MEMC, TMRA, TMRB, PG, SIO, SBI, SDRAMC, ADC, DAC, WDT  16-bit, 1-clock access (can insert some waits)  16-bit 1-clock access (can insert some waits)  1-clock(50ns at f <sub>SYS</sub> = 20MHz)  1-clock(100ns at f <sub>SYS</sub> = 20MHz)  Compatible with TLCS-900/L1 (LDX instruction is deleted)  Only maximum mode	Internal operating frequency	Max 20MHz		
Internal I/O    Solit, 2-clock access	Minimum bus cycle	1-clock access (50ns at f <sub>SYS</sub> = 20MHz)		
Internal I/O  Internal Internal I/O  Internal Internal I/O  Internal Internal Internal	Internal RAM			
External memory (SRAM etc)  External memory (SDRAM)  Minimum instruction Execution cycle  Conditional jump  2-clock (100ns at f <sub>SYS</sub> = 20MHz)  Instruction queue buffer  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode  External memory (can insert some waits)  16-bit 1-clock access (can insert some waits)  16-bit 1-clock access (can insert some waits)  16-bit 2-clock access (can insert some waits)  16-bit 1-clock access  1-clock (50ns at f <sub>SYS</sub> = 20MHz)  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode	Internal I/O	2-clock TMRA, TMRB, PG, SIO, SBI, SDRAMC, ADC, DAC, WDT		
(SRAM etc) (can insert some waits)  External memory (SDRAM)  Minimum instruction Execution cycle  Conditional jump 2-clock(50ns at f <sub>SYS</sub> = 20MHz)  Instruction queue buffer 12 bytes  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode Only maximum mode	Fidewal manage	2-clock access		
(SDRAM)  Minimum instruction Execution cycle  Conditional jump  2-clock(50ns at f <sub>SYS</sub> = 20MHz)  Instruction queue buffer  12 bytes  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode  Only maximum mode	- /			
Execution cycle  Conditional jump  2-clock(100ns at f <sub>SYS</sub> = 20MHz)  Instruction queue buffer  12 bytes  Compatible with TLCS-900/L1  (LDX instruction is deleted)  CPU mode  Only maximum mode		16-bit 1-clock access		
Instruction queue buffer  Instruction set  Instruction set  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode  Only maximum mode	/ _ /	1-clock(50ns at f <sub>SYS</sub> = 20MHz)		
Instruction set  Compatible with TLCS-900/L1 (LDX instruction is deleted)  CPU mode  Only maximum mode	Conditional jump	2-clock(100ns at f <sub>SYS</sub> = 20MHz)		
(LDX instruction is deleted)  CPU mode  Only maximum mode	Instruction queue buffer	((// \) 12 bytes		
	Instruction set			
	CPU mode			
Micro DMA 8 channel	Micro DMA	8 channel		

### 3.1.2 Reset Operation

When resetting the TMP92CM27, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the  $\overline{\rm RESET}$  input low for at least 20 system clocks (16  $\mu s$  at fc = 40 MHz).

At reset, since the clock doubler (PLL) is bypassed and clock-gear is set to 1/16, system clock operates at 1.25 MHz (fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0> ← data in location FFFF00H PC<15:8> ← data in location FFFF01H

PC<23:16> ← data in location FFFF02H

- Sets the stack pointer (XSP) to 00000000H.
- Sets bits <IFF2:0> of the status register (SR) to 111"
   (thereby setting the interrupt level mask register to level 7)
- Clears bits <RFP1:0> of the status register to "00" (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as table of "special function register" in section 5.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Internal reset is released as soon as external reset is released.

The operation of memory controller cannot be insured until power supply becomes stable after power on reset. The external RAM data provided before turning on the TMP92CM27 may be spoiled because the control signals are unstable until power supply becomes stable after power-on reset.





Figure 3.1.1 Power on Reset Timing Example

# 3.1.3 Setting of AM0 and AM1


Set AM1 and AM0 pins like Table 3.1.2 according to system usage.

Table 3.1.2 Operation Mode Setup Table



# 3.2 Memory Map

Figure 3.2.1 is a memory map of the TMPP92CM27.



Note 1: Provisional emulator control area is for an emulator, it is mapped F00000H to F0FFFFH after reset. On emulator WR signal and RD signal are asserted, when this area is accessed. Be carefull to use external memory.

Note 2: Don't use the last 16-bytes area (FFFFF0H to FFFFFFH). This area is reserved for an emulator.

# 3.3 Clock Function and Stand-by Function


TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

This chapter is organized as follows: 3.3.1 Block diagram of system clock 3.3.2 3.3.3 System clock controller Clock doubler (PLL) 3.3.4 3.3.5 Noise reducing circuits 3.3.6 Stand-by controller

92CM27-14 2005-04-20

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.


- 1) Change CPU clock (PLLCR0 <FCSEL> \( \cdot '0")
- 2) Stop PLL circuit (PLLCR1 <PLLON> ("0")

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.


You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1-and X2 pins is called  $f_{OSOH}$  and clock frequency selected by SYSCR1<SYSCK> is called the system clock  $f_{FPH}$ . The system clock  $f_{SYS}$  is defined as the divided clock of  $f_{FPH}$ , and one cycle of  $f_{SYS}$  is defined to as one state.



# 3.3.1 Block Diagram of System Clock



# 3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol						_		
(10E0H)	Read/Write						R/W		
	After reset						0		
	Function						Always write "0"	7	
		7	6	5	4	3	2	$\mathcal{L}$	0
SYSCR1	Bit symbol					1	GEAR2	GEAR1	GEAR0
(10E1H)	Read/Write							/ R/W	
	After reset						\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0	0
	Function						\ / T	alue of high-fi	requency (fc)
							000: fe		
						$\sim$ 1	001: fc/2	^((	
							010: fc/4		$\checkmark$
						$\gamma \rangle_{\wedge} \rangle$	011: fc/8		$\rightarrow$
						// ))	100: fc/16 101: (Reserv		
							110: (Reserv	_ </td <td>))</td>	))
							111: (Reserv		/
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol	_		WUPTM1	WUPTM0	HALTM1	HALTMQ~	//	DRVE
(10E2H)	Read/Write	R/W		R/W	RW	R/W (	/R/W/		R/W
	After reset	0		(1)	0	1	(1)		0
	Function	Always		Warm-up tim	ner	HALT mode			1:
		write "0"		00: Reserve		00: Reserve	d \		The inside of
				01: 28/input 1		01: STOP m			STOP mode
				10: 21 /input		10: IDLE1/m			also drives a pin
				11: 2 <sup>16</sup> /input	frequency	11: IDLE2 m	ode		Ρ

Note 1: SYSCR0<br/>bit7> can read "1".

Note 2: SYSCR0<br/>bit6;3>, SYSCR0<br/>bit1:0>, SYSCR1<br/>bit7:3>, and SYSCR2<br/>bit6,1> can read "0".



		7	6	5	4	3	2	1	0		
EMCCR0	Bit symbol	PROTECT					EXTIN	DRVOSCH			
(10E3H)	Read/Write	R					R/W	R/W			
	After reset	0					0	1			
	Function	Protect flag					1: External	fc oscillator			
		0: OFF					clock ( (	driver ability			
		1: ON						1: Normal			
								0: Weak			
EMCCR1	Bit symbol						((///				
(10E4H)	Read/Write										
	After reset		Switching the protect ON/OFF by write to following 1st-KEY, 2nd-KEY								
	Function			•	1 = 5AH, EMC	( )	, IN .				
EMCCR2	Bit symbol				1 = 3AH, EMC 1 = A5H, EMC		_ /				
(10E5H)	Read/Write		2.10	ILLI. LIVIOOI	– 7 101 1, E1111						
	After reset						~		$\vee$		
	Function					> >		15	$\rightarrow$		

Note 1: EMCCR0<bit0> can read "1".

Note 2: EMCCR0<br/>bit6:3> can read "0".

Note 3: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock



PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG					
Read/Write		R/W	R					
After reset		0	0					
Function		Select fc clock 0: fosch 1: fpll	Lock up timer status flag 0: Not end 1: End		<			

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L/s DFM.

Note 2: PLLCR0<br/>bit7>,<br/>bit4:0> can read "0".

PLLCR1 (10E9H)

				<./	<u> </u>	$\langle A \rangle \langle A \rangle$
	7	6	5	4 3	2	0
Bit symbol	PLLON					
Read/Write	R/W					
After reset	0					
Function	Control on/off		<			
	0: OFF 1: ON					

Note 1: PLLCR1<br/>bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

### 3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization  $\langle GEAR2:0 \rangle = "100"$  will cause the system clock (fsys) to be set to fc/32 (fc/16  $\times$  1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

#### (1) Clock gear controller

The ffph is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of ffph reduces power consumption.

### Example: Changing to a high-frequency gear


```
SYSCR1 EQU 10E1H

LD (SYSCR1), XXXXXX001B; Changes f<sub>SYS</sub> to fc/2
LD (DUMMY), 00H Dummy instruction
X: Don't care
```

# (High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



2005-04-20

### 3.3.4 Clock Doubler (PLL)

PLL outputs the f<sub>PLL</sub> clock signal, which is four times as fast as fosch. It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at  $f_{OSCH} = 10$  MHz.

### Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following.  $f_{OSCH} = 6$  to 10 MHz ( $V_{CC} = 3.0$  to 3.6 V)


#### Note 2: PLLCR0 < LUPFG>

The logic of PLLCR0 < LUPFG > is different from 900/L1's DFM. Be careful to judge an end of lock up time

Be careful to judge an end of lock up time

The following is an setting example for PLL starting and PLL stopping





<PLLON>


<FCSEL>

PLL output: fplL


Lock up timer

<LUPFG>

System clock fsys



Example 2: PLL stopping



### Limitation point on the use of PLL

1. If you stop PLL operation during using PLL, you should execute following setting in the same order.

> (PLLCR0), 00H Change the clock fpll to foso LD LD (PLLCR1), 00H PLL stop

Examples of settings are below.

(2) Change/stop control

(OK) PLL use mode (f<sub>PLL</sub>) → Set the STOP mode → High-frequency oscillator operation mode (fosch)  $\rightarrow$  PLL stop  $\rightarrow$  Halt (High) frequency oscillator stop)

Set the STQP mode LD (SYSCR2), 0 X - - 0 1 X - B; (This command can execute before use of PLL)

X 0 - X X X X X BChange the system clock felt to fosch LD (PLLCR0),

0 X X X X X X X B PLL stop LD (PLLCR1),

HALT Shift to STOP mode

Set the STOP mode Halt (High-frequency (Error) PLL use mode (f<sub>PLL</sub>) oscillator stop)

Set the STOR mode LD (SYSCR2),

(This command can execute before use of PLL) HALT

Shift to STOP mode

92CM27-23 2005-04-20

#### 3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents


These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH register. By reset, <DRVOSCH is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCR0 < DRVOSCH> = "0") is available to use in case of fosch = 6 to 10 MHz condition.


92CM27-24 2005-04-20

# (2) Single drive for high-frequency oscillator

### (Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.





(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".



TMP92CM27

#### (3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5
MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

- 2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 3. PLL PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.



# 3.3.6 Stand-by Controller

# (1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

Table 3.3.1	SFR Setting Operation	during IDLE2 Mode
-------------	-----------------------	-------------------

Internal I/O	SFR
TMRA01	TA01RUN<12TA01>
TMRA23	TA23RUN<12TA23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN<12TA67>
TMRB0	TB0RUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
TMRB2	TB2RUN <i2tb2></i2tb2>
TMRB3	TB3RUN <i2tb3></i2tb3>
TMRB4	TB4RUN <i2tb4></i2tb4>
TMRB5	TB5RUN<12TB5>
SIO0	SC0MOD1<12S0>
SIO1	SC1MOD1 <i2s1></i2s1>
SIO2	SC2MOD1 <i2s2></i2s2>
SIO3 (	SC3MOD1 <i2s3></i2s3>
SBIO	SBI0BR0<12\$BI0>
SBITY /	SBI1BR0<12SBI1>
AD Converter	ADMOD1 <i2ad></i2ad>
WDT	/WDMOD <i2wdt></i2wdt>

2. IDDE1: Only the oscillator and, the Special timer for clock operate.

3. STOP: All internal circuits stop operating.


The operation of each of the different HALT modes is described in Table 3.3.2

Table 3.3.2 I/O Operation during HALT Modes

HALT Mode		IDLE2	IDLE1	STOP		
SYSCR2 <haltm1:0></haltm1:0>		11	10	01		
	CPU	\$	Stop			
Block	I/O ports	The state at the time of "HALT" instruction execution is held.	Table 3.3.8 references			
	TMRA, TMRB		\ ((//\lambda	\		
	SIO, SBI	Available to select operation block				
	AD converter					
	WDT		Stop	)		
	SDRAMC,	Operate				
	Interrupt controller,					
	HSIO,			41 >		
	PG (Note)			32 \\		
	. ,		7 . ~			

Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.

Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.



#### (2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

#### · Released by requesting an interrupt

The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1",

### Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)




Status of Received Interrupt		Interrupt Enabled		Interrupt Disabled				
		(Interrupt level) ≥ (Interrupt mask)		(Interrupt level) < (Interrupt mask)				
HALT Mode		IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP	
Source of Halt State Clearance		NMI	•	•	*1 ◆	- (	7(	_
		INTWDT	•	×	×	([(	))	-
	Interrupt	INT0 to 3 (Note 1)	•	•	₹-{	$( ( \phi / ) $	0	0*1
		INT4 to 7 (PORT) (Note 1) (Note 3)	•	•	**	)	0	0*1
		INT4 to 7 (TMRB0 to 1) (Note 3)	•	×	×((	×	×	×
		INT8 to B (PORT) (Note 1) (Note 3)	•	×	×	) *{	×	×
		INT8 to B (TMRB2 to 3) (Note 3)	•	×	×	× )	×	×
		INTTA0 to 7	•	×	$\langle \langle \times \rangle \rangle$	> ×	×/	<b>X</b>
		INTTB00 to 51, INTTBOX	•	×	X	×	X	×
		INTRX0 to 3, INTTX0 to 3	•	×( (/	/ (*	×	( )	×
		INTAD	•	×	)×	×	\*//	)) ×
		INTSBI0 to 1	•	_(x/\	×	×	×	×
		INTHSC0 to 1	• (	$\langle x \rangle$	×	(×	×	×
		KI (Key On WakeUp) (Note 2)	0		0*1		)) o	0*1
	RESET				Initiali	ze LSI		

Table 3.3.3 Source of Halt State Clearance and Halt Clearance Operation

- ♦: After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- \*1: Releasing the HALT mode is executed after passing the warm-up time.
  - Note 1: When the HALT mode is cleared by an INTO to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.
  - Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.
  - Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.
  - Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example: Releasing IDLE1 mode

An INT0 interrupt clears the halt state when the device is in IDLE1 mode.



#### (3) Operation

#### 1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

#### 2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

#### 3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.4 Example of a setting of Warm-up time of oscillator (at the time of STOP mode release)

		at f <sub>OSCH</sub> = 16 MHz				
	SYSCR2 <wuptm1:0></wuptm1:0>					
01 (2 <sup>8</sup> )	10 (214)	11 (2 <sup>16</sup> )				
16 μs	1.024 ms	4.096 ms				

# 3.3 Clock Function and Stand-by Function


TMP92CM27 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reducing circuit. They are used for low power, low noise systems.

This chapter is organized as follows: 3.3.1 Block diagram of system clock 3.3.2 3.3.3 System clock controller Clock doubler (PLL) 3.3.4 3.3.5 Noise reducing circuits 3.3.6 Stand-by controller

92CM27-14 2005-04-20

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: If you shift from NORMAL mode with use of PLL to NORMAL mode, execute following setting in the same order.


- 1) Change CPU clock (PLLCR0 <FCSEL> \( \cdot '0")
- 2) Stop PLL circuit (PLLCR1 <PLLON> ("0")

Note 2: It's prohibited to shift from NORMAL mode with use of PLL to STOP mode directly.


You should set NORMAL mode once, and then shift to STOP mode. (You should stop high-frequency oscillator after you stop PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1-and X2 pins is called  $f_{OSCH}$  and clock frequency selected by SYSCR1<SYSCK> is called the system clock  $f_{FPH}$ . The system clock  $f_{SYS}$  is defined as the divided clock of  $f_{FPH}$ , and one cycle of  $f_{SYS}$  is defined to as one state.



# 3.3.1 Block Diagram of System Clock



# 3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol						_		
(10E0H)	Read/Write						R/W		
	After reset						0		
	Function						Always write "0"	7	
		7	6	5	4	3	2	$\mathcal{L}$	0
SYSCR1	Bit symbol					1	GEAR2	GEAR1	GEAR0
(10E1H)	Read/Write							/ R/W	
	After reset						\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	0	0
	Function						\ / T	alue of high-fi	requency (fc)
							000: fe		
						$\sim$ 1	001: fc/2	^((	
							010: fc/4		$\checkmark$
						$\gamma \rangle_{\wedge} \rangle$	011: fc/8		$\rightarrow$
						// ))	100: fc/16 101: (Reserv		
							110: (Reserv	_ </td <td>))</td>	))
							111: (Reserv		/
		7	6	5	4	3	2	1	0
SYSCR2	Bit symbol	_		WUPTM1	WUPTM0	HALTM1	HALTMQ~	//	DRVE
(10E2H)	Read/Write	R/W		R/W	RW	R/W (	/R/W/		R/W
	After reset	0		(1)	0	1	(1)		0
	Function	Always		Warm-up tim	ner	HALT mode			1:
		write "0"		00: Reserve		00: Reserve	d \		The inside of
				01: 28/input 1		01: STOP m			STOP mode
				10: 21 /input		10: IDLE1/m			also drives a pin
				11: 2 <sup>16</sup> /input	frequency	11: IDLE2 m	ode		Ρ

Note 1: SYSCR0<br/>bit7> can read "1".

Note 2: SYSCR0<br/>bit6;3>, SYSCR0<br/>bit1:0>, SYSCR1<br/>bit7:3>, and SYSCR2<br/>bit6,1> can read "0".



		7	6	5	4	3	2	1	0
EMCCR0	Bit symbol	PROTECT					EXTIN	DRVOSCH	
(10E3H)	Read/Write	R					R/W	R/W	
	After reset	0					0	1	
	Function	Protect flag					1: External	fc oscillator	
		0: OFF					clock ( (	driver ability	
		1: ON						1: Normal	
								0: Weak	
EMCCR1	Bit symbol						((///		
(10E4H)	Read/Write								
	After reset		Switchin	ag the protect	ON/OFF by w	rito to followi	ag 1ct KEV 2	nd KEV	
	Function			•	1 = 5AH, EMC	( )	, IN .		
EMCCR2	Bit symbol				1 = 3AH, EMC 1 = A5H, EMC		_ /		
(10E5H)	Read/Write		2.10	ILLI. LIVIOOI	– 7 101 1, E1111				
	After reset						~		$\vee$
	Function					> >		15	$\rightarrow$

Note 1: EMCCR0<bit0> can read "1".

Note 2: EMCCR0<br/>bit6:3> can read "0".

Note 3: In case restarting the oscillator in the stop oscillation state (e.g. Restart the oscillator in STOP mode), set (EMCCR0)<DRVOSCH> = "1".

Figure 3.3.4 SFR for System Clock



PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG					
Read/Write		R/W	R					
After reset		0	0					
Function		Select fc clock 0: f <sub>OSCH</sub> 1: f <sub>PLL</sub>	Lock up timer status flag 0: Not end 1: End		<			

Note 1: Be carefull that logic of PLLCR0<LUPFG> is different from 900/L/s DFM.

Note 2: PLLCR0<br/>bit7>,<br/>bit4:0> can read "0".

PLLCR1 (10E9H)

				<./	<u> </u>	$\langle A \rangle \langle A \rangle$
	7	6	5	4 3	2	0
Bit symbol	PLLON					
Read/Write	R/W					
After reset	0					
Function	Control on/off		<			
	0: OFF 1: ON					

Note 1: PLLCR1<br/>bit6:0> can read "0".

Figure 3.3.5 SFR for PLL

### 3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains a oscillation circuits, PLL and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The initialization  $\langle GEAR2:0 \rangle = "100"$  will cause the system clock (fsys) to be set to fc/32 (fc/16  $\times$  1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

#### (1) Clock gear controller

The ffph is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of ffph reduces power consumption.

# Example: Changing to a high-frequency gear


```
SYSCR1 EQU 10E1H

LD (SYSCR1), XXXXXX001B; Changes f<sub>SYS</sub> to fc/2
LD (DUMMY), 00H Dummy instruction
X: Don't care
```

# (High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1 <GEAR2:0> register. It is necessary the warm-up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



2005-04-20

# 3.3.4 Clock Doubler (PLL)

PLL outputs the f<sub>PLL</sub> clock signal, which is four times as fast as fosch. It can use the low-speed-frequency oscillator, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, setting to PLLCR0, PLLCR1 register is needed before use.

Like an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by 16-stage binary counter. Lock up time is about 1.6 ms at  $f_{OSCH} = 10$  MHz.

### Note 1: Input frequency limitation for PLL

The limitation of input frequency (High-frequency oscillation) for PLL is following.  $f_{OSCH} = 6$  to 10 MHz ( $V_{CC} = 3.0$  to 3.6 V)


#### Note 2: PLLCR0 < LUPFG>

The logic of PLLCR0 < LUPFG > is different from 900/L1's DFM. Be careful to judge an end of lock up time

Be careful to judge an end of lock up time

The following is an setting example for PLL starting and PLL stopping





<PLLON>


<FCSEL>

PLL output: fplL


Lock up timer

<LUPFG>

System clock fsys



Example 2: PLL stopping



### Limitation point on the use of PLL

1. If you stop PLL operation during using PLL, you should execute following setting in the same order.

> (PLLCR0), 00H Change the clock fpll to foso LD LD (PLLCR1), 00H PLL stop

Examples of settings are below.

(2) Change/stop control

(OK) PLL use mode (f<sub>PLL</sub>) → Set the STOP mode → High-frequency oscillator operation mode (fosch)  $\rightarrow$  PLL stop  $\rightarrow$  Halt (High) frequency oscillator stop)

Set the STQP mode LD (SYSCR2), 0 X - - 0 1 X - B; (This command can execute before use of PLL)

X 0 - X X X X X BChange the system clock felt to fosch LD (PLLCR0),

0 X X X X X X X B PLL stop LD (PLLCR1),

HALT Shift to STOP mode

Set the STOP mode Halt (High-frequency (Error) PLL use mode (f<sub>PLL</sub>) oscillator stop)

Set the STOR mode LD (SYSCR2),

(This command can execute before use of PLL) HALT

Shift to STOP mode

92CM27-23 2005-04-20

#### 3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Single drive for high-frequency oscillator
- (3) SFR protection of register contents


These functions need a setup by EMCCR0, EMCCR1, and EMCCR2 register. (1) to (3) is explained below.

(1) Reduced drivability for high-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0 <DRVOSCH register. By reset, <DRVOSCH is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.

Note: This function (EMCCRO < DRVOSCH> = "0") is available to use in case of fosch = 6 to 10 MHz condition.


92CM27-24 2005-04-20

# (2) Single drive for high-frequency oscillator

### (Purpose)

Not need twin drive and protect mistake operation by inputted noise to X2 pin when the external oscillator is used.





(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0 <EXTIN> register. X2 pin is always outputted "1".

By reset, <EXTIN> is initialized to "0".



TMP92CM27

#### (3) Runaway provision with SFR protection register

(Purpose)

Provision in runaway of program by noise mixing.

Write operation to specified SFR is prohibited so that provision program in runaway prevents that it is in the state which is fetch impossibility by stopping of clock, memory control register (memory controller) is changed.

And error handling in runaway becomes easy by INTPO interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, B4CSL/H, B5CSL/H, BEXCSL/H MSAR0, MSAR1, MSAR2, MSAR3, MSAR4, MSAR5 MAMR0, MAMR1, MAMR2, MAMR3, MAMR4, MAMR5, PMEMCR

- 2. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 3. PLL PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 register.

(Double key)

1st KEY: Succession writes in 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: Succession writes in A5H at EMCCR1 and 5AH at EMCCR2

A state of protection can be confirmed by reading EMCCR0 <PROTECT>.

By reset, protection becomes OFF.

And INTPO interruption occurs when write operation to specified SFR was executed with protection on state.



# 3.3.6 Stand-by Controller

# (1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2 <HALTM1:0> register.

The subsequent actions performed in each mode are as follows:

1. IDLE2: Only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.1 shows the registers of setting operation during IDLE2 mode.

Table 3.3.1	SFR Setting Operation	during IDLE2 Mode
-------------	-----------------------	-------------------

Internal I/O	SFR
TMRA01	TA01RUN<12TA01>
TMRA23	TA23RUN<12TA23>
TMRA45	TA45RUN <i2ta45></i2ta45>
TMRA67	TA67RUN<12TA67>
TMRB0	TB0RUN <i2tb0></i2tb0>
TMRB1	TB1RUN <i2tb1></i2tb1>
TMRB2	TB2RUN <i2tb2></i2tb2>
TMRB3	TB3RUN <i2tb3></i2tb3>
TMRB4	TB4RUN <i2tb4></i2tb4>
TMRB5	TB5RUN<12TB5>
SIO0	SC0MOD1<12S0>
SIO1	SC1MOD1 <i2s1></i2s1>
SIO2	SC2MOD1 <i2s2></i2s2>
SIO3 (	SC3MOD1 <i2s3></i2s3>
SBIO	SBI0BR0<12\$BI0>
SBITY /	SBI1BR0<12SBI1>
AD Converter	ADMOD1 <i2ad></i2ad>
WDT	/WDMOD <i2wdt></i2wdt>

2. IDDE1: Only the oscillator and, the Special timer for clock operate.

3. STOP: All internal circuits stop operating.


The operation of each of the different HALT modes is described in Table 3.3.2

Table 3.3.2 I/O Operation during HALT Modes

HALT Mode	IDLE2	IDLE1	STOP
CR2 <haltm1:0></haltm1:0>	11	10	01
CPU	S	Stop	
I/O ports	The state at the time of "HALT" instruction execution is held.	Table 3.3.8 re	eferences
TMRA, TMRB		\ ((//\forall \)	\
SIO, SBI	Available to select		)
AD converter	operation block		
WDT		Stop	)
SDRAMC,			
Interrupt controller,	Operate ^		
HSIO,	Operate		41 >
PG (Note)			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
	CR2 <haltm1:0> CPU I/O ports  TMRA, TMRB SIO, SBI AD converter WDT SDRAMC, Interrupt controller, HSIO,</haltm1:0>	CR2 <haltm1:0>  CPU  I/O ports  The state at the time of "HALT" instruction execution is held.  TMRA, TMRB  SIO, SBI  AD converter  WDT  SDRAMC, Interrupt controller, HSIO,</haltm1:0>	CR2 <haltm1:0>  11  10  CPU  Stop  I/O ports  The state at the time of "HALT" instruction execution is held.  TMRA, TMRB  SIO, SBI  AD converter  WDT  SDRAMC, Interrupt controller, HSIO,  Operate</haltm1:0>

Note 1: When operating PG in the IDLE2 mode, it is necessary to set operation at the time of the IDLE2 mode of the block (TMRA or TMRB) chosen as a trigger as permission.

Note 2: It is necessary to set up the state in each HALT mode of a D/A converter in DAC0CNT0/DAC1CNT0 register before HALT instruction execution.



#### (2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination between the states of interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.3.

#### · Released by requesting an interrupt


The operating released from the HALT mode depends on the interrupt enabled status. When the interrupt request level set before executing the "HALT" instruction exceeds the value of interrupt mask register, the interrupt due to the source is processed after releasing the HALT mode, and CPU status executing an instruction that follows the "HALT" instruction. When the interrupt request level set before executing the "HALT" instruction is less than the value of the interrupt mask register, releasing the HALT mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INTO to INT7 interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, releasing the HALT mode is executed. In this case, interrupt processing is not performed, and CPU starts executing the instruction next to the halt instruction, but the interrupt request flag is held at "1",

# Releasing by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessry enough resetting time (see Table 3.3.4 Example of a setting of Warm up time of oscillator) to set the operation of the oscillator to be stable.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the "HALT" instruction is executed.)




		Status of Daggivad Interrupt	Inte	errupt Enak	oled	Inte	Interrupt Disabled		
		Status of Received Interrupt	(Interrupt le	evel) ≥ (Inter	rrupt mask)	(Interrupt le	evel) < (Inter	rupt mask)	
		HALT Mode	IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP	
		NMI	•	•	*1 ◆	- ((	7(	_	
		INTWDT	•	×	×	([(	))	-	
		INT0 to 3 (Note 1)	•	•	₹-{	$( ( \emptyset / \langle \rangle )$	0	0*1	
ω		INT4 to 7 (PORT) (Note 1) (Note 3)	•	•	**	)	0	0*1	
of Halt State Clearance		INT4 to 7 (TMRB0 to 1) (Note 3)	•	×	×((	×	×	×	
Slea		INT8 to B (PORT) (Note 1) (Note 3)	•	×	×	) *{	×	×	
ate (	nterrupt	INT8 to B (TMRB2 to 3) (Note 3)	•	×	×	× )	×	×	
t St	Inter	INTTA0 to 7	•	×	$\langle \langle \times \rangle \rangle$	> ×	×/ (	<b>X</b>	
Hal		INTTB00 to 51, INTTBOX	•	×	X	×	X	×	
		INTRX0 to 3, INTTX0 to 3	•	×( (/	/ (*	×	( )	×	
Source		INTAD	•	×	/×	×	\*//	)) ×	
S		INTSBI0 to 1	•	_(x/\	×	×	×	×	
		INTHSC0 to 1	• (	$\langle x \rangle$	×	(×	×	×	
		KI (Key On WakeUp) (Note 2)	0		0*1		)) o	0*1	
		RESET			Initiali	ze LSI			

Table 3.3.3 Source of Halt State Clearance and Halt Clearance Operation

- ♦: After clearing the HALT mode, CPU starts interrupt processing.
- o: After clearing the HALT mode, CPU resumes executing starting from instruction following the Halt instruction.
- x: It can not be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to "7", the highest priority level. There is not this combination type.
- \*1: Releasing the HALT mode is executed after passing the warm-up time.
  - Note 1: When the HALT mode is cleared by an INTO to B interrupt of the level mode in the interrupt enabled status, hold level "H" until starting interrupt processing. If level "L" is set before holding level "L", interrupt processing is correctly started.
  - Note 2: Although a KI can cancel all HALT mode states, the function as interruption does not have it.
  - Note 3: The operation of the HALT release of INT4 to INTB becomes operation of (PORT) when setting it to the INTn input by the port setting. It becomes operation of (TMRB) when setting it to 16 bit timer input.
  - Note 4: Set the INTSEL register when you use interrupt to which the interrupt factor is used combinedly. Details wish the reference to "Interrupt control of 3.3.4 interrupt controllers (3)".

Example: Releasing IDLE1 mode

An INT0 interrupt clears the halt state when the device is in IDLE1 mode.



#### (3) Operation

#### 1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.6 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.6 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

#### 2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and Special timer for Clock continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.7 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

#### 3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

The example of a setting of the Warm-up time at the time of STOP mode release is shown in Table 3.3.4.

Figure 3.3.8 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.4 Example of a setting of Warm-up time of oscillator (at the time of STOP mode release)

		at f <sub>OSCH</sub> = 16 MHz
	SYSCR2 <wuptm1:0< th=""><th>&gt;</th></wuptm1:0<>	>
01 (2 <sup>8</sup> )	10 (214)	11 (2 <sup>16</sup> )
16 μs	1.024 ms	4.096 ms

TMP92CM27

#### 3.4 Interrupt

Interrupts of TLCS-900/H1 are controlled by the CPU interrupt mask flip-flop (IFF2:0) and by the built-in interrupt controller.

The TMP92CM27 has a total of 71 interrupts divided into the following types:

- Interrupts generated by CPU: 9 sources (Software interrupts: 8 sources, illegal instruction interrupt; 1 source)
- External interrupts (NMI and INTO to INTB): 13 sources
- Internal I/O interrupts: 41 sources
- Micro DMA transfer end interrupts: 8 sources

A individual interrupt vector number (Fixed) is assigned to each interrupt.

One of six priority level (Variable) can be assigned to each maskable interrupt.

The priority level of non-maskable interrupts are fixed at "7" as the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. If multiple interrupts are generated simultaneously, the interrupt controller sends the interrupt with the highest priority to the CPU. (The highest priority is level 7 using for non-maskable interrupts.)

The CPU compares the priority level of the interrupt with the value of the CPU interrupts mask register <IFF2:0>. If the priority level of the interrupt is higher than the value of the interrupt mask register, the CPU accepts the interrupt.


The interrupt mask register <IEF2:0> value can be updated using the value of the EI instruction (EI num sets <IEF2:0> data to num).

For example, specifying "EI3" enables the maskable interrupts which priority level set in the interrupt controller is 3 or higher, and also non maskable interrupts.

Operationally, the DI instruction (<IFF2:0>= 7) is identical to the EI7 instruction. DI instruction is used to disable maskable interrupts because of the priority level of maskable interrupts is 0 to 6. The EI instruction is valid immediately after execution.

In addition to the above general-purpose interrupt processing mode, TLCS-900/H1 has a micro DMA interrupt processing mode as well. The CPU can transfer the data (1/2/4 bytes) automatically in micro DMA mode, therefore this mode is used for speed-up interrupt processing, such as transferring data to the internal or external peripheral I/O. Moreover, TMP92CM27 has software start function for micro DMA processing request by the software not by the hardware interrupt.

Figure 3.4.1 shows the overall interrupt processing flow.



# 3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, when a software interrupt and illegal instruction interrupt are generated by CPU, CPU flies (1) and (3) and performs only the process of (2), (4), and (5).

- (1) The CPU reads the interrupt vector from the interrupt controller.

  If the same level interrupts occur simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt request.
  - (The default priority is already fixed for each interrupt: The smaller vector value has the higher priority level.)
- (2) The CPU pushes the value of program counter (PC) and status register (SR) onto the stack area (indicated by XSP).
- (3) The CPU sets the value which is the priority level of the accepted interrupt plus 1 (+1) to the interrupt mask register <IFF2:0>. However, if the priority level of the accepted interrupt is "7", the register's value is set to "7".
- (4) The CPU increases the interrupt nesting counter INTNEST by 1 (+1).
- (5) The CPU jumps to the address indicated by the data at address "FFF00H + Interrupt vector" and starts the interrupt processing routine.

When the CPU completed the interrupt processing, use the "RETI" instruction to return to the main routine. "RETI" restores the contents of program counter (PC) and status register (SR) from the stack and decreases the interrupt nesting counter INTNEST by 1(-1).

Non-maskable interrupts cannot be disabled by a user program. However maskable interrupts can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request which has a priority level equal to or greater than the value of the CPU interrupt mask register <IFF2:0> comes out, the CPU accepts its interrupt. Then, the CPU interrupt mask register <IFF2:0> is set to the value of the priority level for the accepted interrupt plus (+1). Therefore, if an interrupt is generated with a higher level than the current interrupt during it's processing, the CPU accepts the later interrupt and goes to the nesting status of interrupt processing.

Moreover, if the CPU receives another interrupt request while performing the said (1) to (5) processing steps of the current interrupt, the latest interrupt request is sampled immediately after execution of the first instruction of the current interrupt processing routine. Specifying "DI" as the start instruction disables maskable interrupt nesting.

A reset initializes the interrupt mask register <IFF2:0> to "7", disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CM27 interrupt vectors and micro DMA start vectors. The address FFFF00H to FFFFFFH (256 bytes) is assigned for the interrupt vector area.

Table 3.4.1 TMP92CM27 Inerrupt Vectors and Micro DMA Start Vectors

1 2 3 4 5 No ma 9 10 - 11 12 13 14	on- askable	Reset or "SWI0" instruction  "SWI1" instruction  "Illegal instruction" or "SWI2" instruction  "SWI3" instruction  "SWI4" instruction  "SWI5" instruction  "SWI6" instruction  "SWI7" instruction  TMI: External interrupt input pin  INTWD: Watchdog Timer  Micro DMA (Note 1)  INTO: External interrupt input pin  INT1: External interrupt input pin	0000H 0004H 0008H 000CH 0010H 0014H 0018H 001CH 0020H	Vector FFFF00H FFFF04H FFFF06H FFFF10H FFFF14H FFFF16H FFFF20H FFFF20H FFFF24H	
2 3 4 5 6 7 8 9 10 - 11 12 13	<u> </u>	"SWI1" instruction "Illegal instruction" or "SWI2" instruction "SWI3" instruction "SWI4" instruction "SWI5" instruction "SWI6" instruction "SWI7" instruction  NMI: External interrupt input pin INTWD: Watchdog Timer Micro DMA (Note 1) INTO: External interrupt input pin	0004H 0008H 000CH 0010H 0014H 0018H 001CH 0020H	FFFF04H FFFF08H FFFF06H FFFF10H FFFF14H FFFF18H FFFF1CH FFFF20H	
3 4 5 6 7 8 9 10 - 11 12 13	<u> </u>	"Illegal instruction" or "SWI2" instruction "SWI3" instruction "SWI4" instruction "SWI5" instruction "SWI6" instruction "SWI7" instruction  NMI: External interrupt input pin INTWD: Watchdog Timer Micro DMA (Note 1) INTO: External interrupt input pin	0008H 000CH 0010H 0014H 0018H 001CH 0020H 0024H	FFFF10H FFFF10H FFFF14H FFFF18H FFFF1CH FFFF20H	
4 5 No ma 7 8 9 10 - 11 12 13	<u> </u>	"SWI3" instruction  "SWI4" instruction  "SWI5" instruction  "SWI6" instruction  "SWI7" instruction  \text{IMI: External interrupt input pin}  INTWD: Watchdog Timer  Micro DMA (Note 1)  INTO: External interrupt input pin	000CH 0010H 0014H 0018H 001CH 0020H 0024H	FFFF10H FFFF14H FFFF18H FFFF1CH FFFF20H	
5 No ma 7 8 9 10 - 11 12 13	<u> </u>	"SWI4" instruction  "SWI5" instruction  "SWI6" instruction  "SWI7" instruction  NMI: External interrupt input pin  INTWD: Watchdog Timer  Micro DMA (Note 1)  INTO: External interrupt input pin	0010H 0014H 0018H 0016H 0020H 0024H	FFFF10H FFFF14H EEFF18H EFFF1CH FFFF20H	
6 ma 7 8 9 10 - 11 12 13	<u> </u>	"SWI5" instruction  "SWI6" instruction  "SWI7" instruction  NMI: External interrupt input pin  INTWD: Watchdog Timer  Micro DMA (Note 1)  INTO: External interrupt input pin	0014H 0018H 001¢H 0020H 0024H	FFFF14H FFFF18H FFFF1CH FFFF20H	
7 8 9 10 - 11 12 13	-	"SWI6" instruction "SWI7" instruction  NMI: External interrupt input pin INTWD: Watchdog Timer Micro DMA (Note 1) INT0: External interrupt input pin	0018H 001¢H 0020H 0024H	FFFF18H FFFF1CH FFFF20H	
8 9 10 - 11 12 13	-	"SWI7" instruction  NMI: External interrupt input pin INTWD: Watchdog Timer Micro DMA (Note 1) INTO: External interrupt input pin	001CH 0020H 0024H	FFFF1CH FFFF20H	
9 10 - 11 12 13	- - - -	NMI: External interrupt input pin INTWD: Watchdog Timer Micro DMA (Note 1) INT0: External interrupt input pin	0020H 0024H -	FFFF20H	
10 - 11 12 13	-	INTWD: Watchdog Timer Micro DMA (Note 1) INT0: External interrupt input pin	0024H	/	
- 11 12 13		Micro DMA (Note 1) INT0: External interrupt input pin	1 ->>	-	
11 12 13	-	INT0: External interrupt input pin	0038H	- ~	
12 13	-		ZUNZXH	FFFFOOIA	0011(01:4)
13		IN L1: External interrupt input pin		FFFF28H	0AH (Note 1)
	_	INITO: Future alliets amount in a distance of the second s	/ 002CH	FFFF2CH	0BH (Note 1)
14 I		INT2: External interrupt input pin	)0030H	FFFF30H	0CH (Note 1)
	-	INT3: External interrupt input pin	0034H	FFFF34H	0DH (Note 1)
15	-	INT4: External interrupt input pin	0038H	FFFF38H	OEH (Note 1)
16	_	INT5: External interrupt input pin	003CH	FFFF3CH	0FH (Note 1)
17	_	INT6: External interrupt input pin	0040H	FFFF40H	10H (Note 1)
18	_	INT7: External interrupt input pin	0044H	FFFF44H	11H (Note 1)
19	_	INTTA0: 8-bit timer 0	0048H	FFFF48H	12H
20	_	INTTA1: 8-bit timer 1	004CH	FFFF4CH	13H
21		INTTA2: 8-bit timer 2	0050H	FFFF50H	14H
22		INTTA3: 8-bit timer 3	0054H	FFFF54H	15H
23		INTTA4: 8-bit timer 4	0058H	FFFF58H	16H
24		INTTA5: 8-bit timer 5 INT8: External interrupt input pin	005CH	FFFF5CH	17H (Note 1) (Note 2)
25	=	INTTA6: 8-bit timer 6	0060H	FFFF60H	18H
		INTTA7: 8-bit timer 7			19H (Note 1)
26		INT9: External interrupt input pin	/ 0064H	FFFF64H	(Note 2)
27	=	INTRX0: Serial 0 (SIO0) receive	0068H	FFFF68H	1AH (Note 1)
28	7	INTTX0: Serial 0 (SIO0) transmission/	006CH	FFFF6CH	1BH
29	<u> </u>	INTRX1: Serial 1 (SIO1) receive	0070H	FFFF70H	1CH (Note 1)
30		INTTX1: Serial 1 (SIO1) transmission	0074H	FFFF74H	1DH
31		INTRX2: Serial 2 (SIO2) receive	0078H	FFFF78H	1EH (Note 1)
32		INTTX2: Serial 2 (SIO2) transmission	007CH	FFFF7CH	1FH
33		INTRX3: Serial 3 (SIO3) receive	0080H	FFFF80H	20H (Note 1)
34		INTTX3: Serial 3 (SIQ3) transmission	0084H	FFFF84H	21H
35	\ <u> </u>	INTSBI0: SBI0 I26BUS transfer end	0088H	FFFF88H	22H
36		INTSBI1: SBI1 I2CBUS transfer end	008CH	FFFF8CH	23H
37		INTA: External interrupt input pin	0090H	FFFF90H	24H
38		INTHSC0: High speed serial (HSC0)	0094H	FFFF94H	25H
39		INTB: External interrupt input pin	0098H	FFFF98H	26H
40		INTHSC1: High speed serial (HSC1)	009CH	FFFF9CH	27H
41		INTTB00: 16-bit timer 0	00A0H	FFFFA0H	28H
42	-	INTTB01: 16-bit timer 0	00A4H	FFFFA4H	29H
43	-	INTTB10: 16-bit timer 1	00A411	FFFFA8H	2AH
44	-	INTTB10: 10-bit timer 1	00ACH	FFFFACH	2BH
45	-	INTTB20: 16-bit timer 2	00ACH	FFFFB0H	2CH
46		INTTB20: 10-bit timer 2	00B0H	FFFFB4H	2DH


47  48  INTTB30: 16-bit timer 3 INTTB40: 16-bit timer 4 INTTB41: 16-bit timer 4 INTTB50: 16-bit timer 5 INTTB51: 16-bit timer 5 INTTB51: 16-bit timer 5 INTTBOF0: 16-bit timer (Overflow) INTTBOF2: 16-bit timer 1 (Overflow) INTTBOF3: 16-bit timer 2 (Overflow) INTTBOF4: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow) INTTBOF6: 16-bit timer 5 (Overflow) INTTBOF6: 16-bit timer 4 (Overflow) INTTBOF6: 16-bit timer 5 (Overflow) INTTBOF6: 16-bit timer 5 (Overflow) INTTBOF6: 16-bit timer 5 (Overflow)
INTTB40: 16-bit timer 4 INTTB41: 16-bit timer 4 INTTB50: 16-bit timer 5 INTTB51: 16-bit timer 5 INTTBOX: 16-bit timer (Overflow) Interruption occurs in one overflow interruption of the followings. INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTB41: 16-bit timer 4  INTTB50: 16-bit timer 5 INTTB51: 16-bit timer 5 INTTBOX: 16-bit timer (Overflow) Interruption occurs in one overflow interruption of the followings. INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTB51: 16-bit timer 5  INTTBOX: 16-bit timer (Overflow) Interruption occurs in one overflow interruption of the followings. INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTB51: 16-bit timer 5  INTTBOX: 16-bit timer (Overflow) Interruption occurs in one overflow interruption of the followings. INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
Interruption occurs in one overflow interruption of the followings.  INTTBOF0: 16-bit timer 0 (Overflow)  INTTBOF1: 16-bit timer 1 (Overflow)  INTTBOF2: 16-bit timer 2 (Overflow)  INTTBOF3: 16-bit timer 3 (Overflow)  INTTBOF4: 16-bit timer 4 (Overflow)
the followings. INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTBOF0: 16-bit timer 0 (Overflow) INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTBOF1: 16-bit timer 1 (Overflow) INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTBOF2: 16-bit timer 2 (Overflow) INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTBOF3: 16-bit timer 3 (Overflow) INTTBOF4: 16-bit timer 4 (Overflow)
INTTBOF4: 16-bit timer 4 (Overflow)
Medicable ' ' '   ( )
Mackable
Maskable   INTTBOF5: 16-bit timer 5 (Overflow)
51 INTAD: AD conversion end 00C8H FFFFC8H 32H
52 INTP0: Protect 0 (Write to special SFR) 00CCH FFFFCCH 33H
53 INTTC0: Micro DMA end (Channel 0) ( 00D0H FFFFD0H ) 34H
54 INTTC1: Micro DMA end (Channel 1) 00D4H FFFFD4H 35H
55 INTTC2: Micro DMA end (Channel 2) 00D8H FFFFD8H 36H
56 INTTC3: Micro DMA end (Channel 3) 00DCH FFFFDCH 37H
57 INTTC4: Micro DMA end (Channel 4) 00E0H FFFFE0H 38H
58 INTTC5: Micro DMA end (Channel 5) 00E4H FREEE4H 39H
59 INTTC6: Micro DMA end (Channel 6) 00E8H / FFFE8H 3AH
60 INTTC7: Micro DMA end (Channel 7) 60ECH FFFFECH 3BH
- OOFOH FFFFOH -
to (Reserved) : \ \ to
- QOFCH/ FFFFCH -

Note 1: When standing-up micro DMA, set at edge detect mode.

Note 2: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.

Note 3: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.

Note 4: Micro DMA stands up prior to other maskable interrupt.



### 3.4.2 Micro DMA

In addition to general purpose interrupt processing, the TMP92CM27 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function has been implemented with the cooperative operation of CPU, when CPU is a stand-by state by HALT instruction, the requirement of micro DMA will be ignored (pending).

Micro DMA is supported 8 channels and can be transferred continuously by specifying the micro DMA burst function in the following.

#### (1) Micro DMA operation

When an interrupt request specified by the micro DMA start vector register is generated, the micro DMA triggers a micro DMA request to the CPU at interrupt priority highest level and starts processing the request in spite of any interrupt source's level. The micro DMA is ignored on <IFF2:0> = "7". The 8 micro DMA channels allow micro DMA processing to be set for up to 8 types of interrupts at any one time.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. The data are automatically transferred once (1/2/4 bytes) from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decreased by 1/1).

If the decreased result is "0",

- CPU send micro DMA transfer end interrupt (INT/Cn) to interrupt controller
- Interrupt controller is generated micro DMA transfer end interrupt
- Micro DMA start vector register is cleared to "0", the next micro DMA operation is disabled
- Micro DMA processing terminates

If the decreased result is not "0", the micro DMA processing completes if it isn't specified the say later burst mode. In this case, the micro DMA transfer end interrupt (INTTCn) aren't generated.

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general purpose interrupt), the interrupt level should first be set to "0" (e.g., interrupt requests should be disabled).

The priority of the micro DMA transfer end interrupt is defined by the interrupt level and the default priority as the same as the other maskable interrupt. If a micro DMA request is set for more than one channel at the same time, the priority is not based on the interrupt priority level but on the channel number. The smaller channel number has the higher priority (Channel 0 (High) > Channel 7 (Low)).

While the register for setting the transfer source/transfer destination addresses is a 32-bit control register, this register can only effectively output 24-bit addresses. Accordingly, micro DMA can access 16 Mbytes.


Three micro DMA transfer modes are supported: one-byte transfers, 2-byte transfer and 4-byte transfer. After a transfer in any mode, the transfer source and transfer destination

addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, refer Section 3.4.2 (4) "Detailed description of the transfer mode register".

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (Provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 51 different interrupts – the 50 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows micro DMA cycle in transfer destination address INC mode (Micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



(Note)Actually, src and dst address are not output to A23 to AC pins because they are address of internal RAM.

Figure 3.4.2 Timing for Micro DMA Cycle

State (1),(2): Instruction fetch cycle (Prefetches the next instruction code)

State (3) : Micro DMA read cycle
State (4) : Micro DMA write cycle

State (5) : (The same as in state (1), (2))

#### (2) Soft start function

In addition to starting the micro DMA function by interrupts, TMP92CM27 includes a micro DMA software start function that starts micro DMA on the generation of the write cycle to the DMAR register.

Writing "1" to each bit of DMAR register causes micro DMA once. At the end of transfer, the corresponding bit of the DMAR register is automatically cleared to "0".

Only one channel can be set once for micro DMA.


When programming again "1" to the DMAR register, check whether the bit is "0" before programming "1".

When a burst is specified by DMAB register, data is continuously transferred until the value in the micro DMA transfer counter is "0" after start up of the micro DMA.

						110				
Symbol	Name	Address	7	6	5	4	3	2	$\langle ^{\prime} \rangle_{1}$	
	DMA	109H	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0
DMAR	request	(Prohibit				((// Ŕ	νW	$\sim$ ((		
	request	RMW)	0	0	0	Q	0	V Q	(Ø)	0

# (3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. Data setting for these registers is done by an "LDC cr, r" instruction.



92CM27-41

(4) Detailed description of the transfer mode register

0, 0, 0	Mode   DMAM0 ~ 7		
DMAMn[4:0]	Operation		Execution Time
0 0 0 z z	Destination address INC mode (DMADn +) ← (DMASn)  DMACn ← DMACn - 1  If DMACn = 0 then INTTCn		5 states
0 0 1 z z	Destination address DEC mode (DMADn -) ← (DMASn)  DMACn ← DMACn - 1  If DMACn = 0 then INTTCn		5 states
0 1 0 z z	Source address INC mode  (DMADn) ← (DMASn +)  DMACn ← DMACn - 1  If DMACn = 0 then INTTCn		5 states
011zz	Source address DEC mode (DMADn) ← (DMASn -)  DMACn ← DMACn -1  If DMACn = 0 then INTTCn		5 states
100zz	Source address and Destination address (DMADn +) ← (DMASn +)  DMACn ← DMACn - 1  If DMACn = 0 then INTTCn	s/INC mode	6 states
101zz	Source address and Destination address (DMADn -) (DMASn -)  DMACn DMACn - 1  If DMACn = 0 then INTTCn		6 states
110zz	Source address and Destination address  (DMADn) (DMASn)  DMACn (DMASn)  If DMACn = 0 then INTTCn	s.Fixed mode	5 states
11100	Counter mode  DMASn ← DMASn + 1  DMACn ← DMACn ← 1  If DMACn = 0 then INTTCn		5 states

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = (Reserved)

Note1: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer)

DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

"I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.

Note3: The execution state number shows number of best case (1-state memory access).

TMP92CM27

# 3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left-hand side of the diagram shows the interrupt controller circuit. The right-hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 62 interrupts channels there is an interrupt request flag (Consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals.

The flag is cleared to zero in the following cases:

- When reset occurs
- When the CPU reads the channel vector after accepted its interrupt
- When executing an instruction that clears the interrupt (Write DMA start vector to INTCLR register)
- When the CPU receives a micro DMA request
- When the micro DMA burst transfer is terminated

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTEPAD or INTB01). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. If interrupt request with the same level are generated at the same time, the default priority (The interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bits of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2:0> in the status register by the interrupt request signal with the priority value set; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 (+1) in the CPU SR<IFF2:0>. Interrupt request where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine.

When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU/SR<IFF2:0>.

The interrupt controller also has registers (8 channels) used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (See Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter register (e.g., DMAS and DMAD) prior to the micro DMA processing.

**TOSHIBA** 




Figure 3.4.3 Block Diagram of Interrupt Controller

# (1) Interrupt priority setting registers

Symbol	NAME	Address	7	6	5	4		3	2	1	0
					INT1				IN	T0	
INITEO1	INTE01 INT0 & INT1 Enable		I1C	I1M2	I1M <sup>-</sup>	1 I1M	10	IOC .	10M2	I0M1	IOMO
INTEUT			R		R/W	!		R <		R/W	
					0				> (	)	
					INT3			(	1 1	T2	
INTE23	INT2 & INT3	D1H	I3C	I3M2			10	I2C	12M2/	I2M1	12M0
	Enable		R		R/W	<u>'</u>	^	(R)	1	R/W	
					0			$\overline{}$	//	)	
	INITA O INITE		150		INT5	4 1 15.4	· ·	140	1	T4	14840
INTE45	INT4 & INT5 Enable	D2H	I5C R	I5M2	I5M <sup>2</sup> R/W		IU (	HC R	14M2	I4M1 R/W	14M0
	Lilable		K		0				1	R/W	
					INT7					T6	
	INT6 & INT7		I7C	17M2	17M <sup>2</sup>	I J7M	м	I6C	16M2	16M1	I6M0
INTE67	Enable	D3H	R	171012	R/W	$\sim$	$\searrow$	R	TOWNE	RW	101110
				l	0	(//)		$\triangle$	$(\bigcirc)$	2	
				INTTA	1(Timer	1)			INTTAO	$\leftarrow$	
INITETAGA	INTTA 4	DALL	ITA1C	ITA1M2	LITA1N	/ITA1	M0	ITA0C		TA0M1	ITA0M0
INTETA01	INTTA1 Enable	D4H	R RW				R/W				
	Litable		0					0			
	INTTA2 &	D5H			3(Timer:		/		INTTA2	(Timer2)	
INTETA23	INTTA2 &		ITA3C	ITA3M2	NEAT[		M0 \	(ITA2C)	ITA2M2	ITA2M1	ITA2M0
	Enable		R		R/M			R		R/W	
					√ <u>0</u>	$\leftarrow$				)	
	INTTA4 &	TTA4 &		TMT8/INT				) ) /ITA 40		(Timer4)	ITA 4140
INTE8TA45	INT8/INTTA5	D6H	ITA5C	TIA5M2		/11   ITA51	MU	/ITA4C R	HA4M2	ITA4M1	ITA4M0
	Enable		R/W 0					K		R/W )	
		((	INT9/INTTA7(Timer7)					INTTA6(Timer6)			
	INTTA6 &		ITA7C		1 1	M LTA7	MΩ	ITA6C		ITA6M1	ITA6M0
INTE9TA67	INT9/INTTA7	(D7H)	\ R	117 (11012	RM	<del></del>		R	117 (011)2	R/W	117 (01110
	Enable		)		-0>	$\rightarrow$			(	)	
	// )				// SI)						-
			•								
		<b>&gt;</b>	<del></del>		$\supset igcup$						
	$\wedge$	~	lx	xM2	lxxM1	lxxM0		F	unction (V	Vrite)	
	>~<		_	0	0	0	Dis		terrupt red		
	$\sim$	()	0	0	1	Se	ets interru	pt priority	level to 1		
. (	$\downarrow$	1/	0	1	0			pt priority			
	tate of an		0	1	1			pt priority			
	upt request flag		1	0	0			pt priority			
		J)	1	0 1	1 0		Sets interrupt priority level to 5. Sets interrupt priority level to 6.				
	_			1	1	1			terrupt rec		,. 
			1		•	•	1 21	235.55 111		14000	

INTEXO   R	Symbol	NAME	address	7	6	5		4	3	2	1	0
INTESO		INTENO 9			I	NTTX0				INT	RX0	
INTEST   I	INTESO		D8H	ITX0C	ITX0M	2 ITX0N	<b>V</b> 11	ITX0M0	0 IRX0C	IRX0M2	IRX0M1	IRX0M0
INTES1	INTESO			R		R/W	1		R <		R/W	
INTES1		Litable				0			Ì		0	
INTES1		INITDV1 9				NTTX1				INT	RX1	
INTES2	INTES1		Dah	ITX1C	ITX1M	2 ITX1N	И1	ITX1M	0 IRX1C	IRX1M2	IRX1M1	IRX1M0
INTES2	INTEG		D311	R		R/W	I		R		R/W	
INTES2		Enable				0		$\wedge$			0	
INTES2		INTDY2 &				NTTX2			////	// INT	RX2	
INTESS	INTES2		DAH	ITX2C	ITX2M	2 ITX2N	<b>V</b> 11	ITX2M	IRX2C	IRX2M2	IRX2M1	IRX2M0
INTEX3 &	202		5,	R			I		RY		R/W	
INTESB0						0					0	
INTESB0		INTRY3 &						2				
INTESB0	INTES3		DBH		ITX3M			MEXT	-	IRX3M2		IRX3M0
INTESB0			55	R					> R	125		
INTESBI0   Enable   DCH   -   -						0	$\langle \langle \rangle \rangle$	/ ( ) )			-/ \	
INTESB1						-	/		~		SBIØ)	
INTESB1	INTESB0	INTSBI0	DCH	-	-					ISBIQM2	⊣\$BI0M1	ISBI0M0
INTESB1		Enable	2011					/	R			
INTESB1					Note	: Write "C	()		0			
INTEAHSCO										<u> </u>	SBI1	
INTEAHSCO	INTESB1		DDH	-	(-	\\\\ <u>'</u> -		-	11 1//	ISBI1M2		ISBI1M0
INTEAHSCO		Enable	DDII						(R)	/		
INTERHSC1												
INTERHSC1		INTA &								1	1	
INTERNICT    INT	INTEAHSC0		DEH	_	/IHSC0M			HSCOM	/ /	IAM2		IAM0
INTERNECT    INT		Enable		R	//				R			
INTERNOTE   INTE			(	~~		. (						
INTERNAC1   INTERNAC1   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   INTERNAC2   ITBOOM   ITBO		INTB &		$\longrightarrow$								
INTTB00 &   INTTB00 &   INTTB00   INTTB00   INTTB00   ITB01M2   ITB01M1   ITB01M0   ITB00M2   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M1   ITB00M0   ITB00M0   ITB00M1   ITB00M0	INTEBHSC1	INTHSC1	DEH		IHSC1M			IHSC1M		IBM2		IBM0
INTTB00 &   INTTB01   INTTB00   ITB01   ITB01   ITB01   ITB01   ITB01   ITB01   ITB01   ITB01   ITB00   ITB0		Enable	$((///\langle$	R			$\sqrt{}$		R			
INTERIOU & ITBOUNG ITBOUNG ITBOOM ITB			\\\	/	(		$\checkmark$					
INTERIOR ENTREMENTALE EDH R RW R RW R RW O O O O O O O O O O Disables interrupt request.    Name		INTTBOØ &			4 1	//	1					
IxxM2  xxM1  xxM0   Function (Write)	INTETB0	INTTB01	E0H		ITB01N			ITB01M		ITB00M2		ITB00M0
IxxM2  xxM1  xxM0   Function (Write)  0 0 0 Disables interrupt request. 0 0 1 Sets interrupt priority level to 1. 0 1 0 Sets interrupt priority level to 2. 0 1 1 Sets interrupt priority level to 3. 1 0 0 Sets interrupt priority level to 4. 1 0 1 Sets interrupt priority level to 5. 1 0 Sets interrupt priority level to 6.		Enable		R		_			R			
The state of an interrupt request flag  0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0			<del>\</del> _								<u> </u>	
The state of an interrupt request flag  0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0		$\langle \rangle$										
The state of an interrupt request flag  0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0		7/		$\overline{}$	$\vee$	<b>—</b>						
The state of an interrupt request flag  0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0		<u> </u>				Ţ						
The state of an interrupt request flag  0 0 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 0	_ (		<	\\ \_\v	xM2	IxxI//1	lyv	κM0		Function (	//rite\	
The state of an interrupt request flag  0 0 1 Sets interrupt priority level to 1. Sets interrupt priority level to 2. Sets interrupt priority level to 3. Sets interrupt priority level to 4. Sets interrupt priority level to 5. 1 0 Sets interrupt priority level to 6.				\ <u>\</u> ''								
The state of an interrupt request flag  0 1 0 Sets interrupt priority level to 2. Sets interrupt priority level to 3. Sets interrupt priority level to 4. Sets interrupt priority level to 5. 1 0 Sets interrupt priority level to 6.												
The state of an interrupt request flag 0 1 1 Sets interrupt priority level to 3. Sets interrupt priority level to 4. Sets interrupt priority level to 4. Sets interrupt priority level to 5. 1 1 0 Sets interrupt priority level to 6.				J)								
interrupt request flag  1 0 0 Sets interrupt priority level to 4. 1 0 1 Sets interrupt priority level to 5. 1 1 0 Sets interrupt priority level to 6.	\ <u></u>											
1 0 1 Sets interrupt priority level to 5. 1 1 0 Sets interrupt priority level to 6.					l l							
1 1 0 Sets interrupt priority level to 6.					1							
1 1 1 Disables interrupt request.					1	1		0	Sets interr	upt priority	level to 6	
					1	1		1	Disables iı	nterrupt red	quest.	

Symbol	NAME	address	7	6	5	4	3	2	1	0		
	INITED 40.0			<u>I</u> N	TTB11			INT	ГВ10			
INTETB1	INTTB10 & INTTB11	E2H	ITB11C	ITB11M	2 ITB11M1	ITB11M0	ITB10C	ITB10M2	ITB10M1	ITB10M0		
INICIDI	Enable	EZN	R		R/W		R (		R/W			
	Lilable				0		Ì		0			
	INTTB20 &			IN	TTB21	_		THAT	ГВ20			
INTETB2	INTTB20 &	E5H	ITB21C	ITB21M		ITB21M0	ITB20C	(TB20M2)	ITB20M1	ITB20M0		
INTERE	Enable	Lori	R		R/W		R		R/W			
					0	^			0			
	INTTB30 &				-		///		/INTTB30			
INTETB3	INTTB30 &	E6H	-	-	-	_	ITB3XC	ITB3XM2	ITB3XM1	ITB3XM0		
11112120	Enable						( R) V		R/W			
				Note	: Write "0"				0			
	INTTB40 &			т.	-	A( )			(INTTB40			
INTETB4	INTTB40 Q	E7H	-	-	-	\\	IŤB4XC	ITB4XM2	TB4XM1	ITB4XM0		
	Enable					$\rightarrow$	R					
				Note	: Write "0"	$\langle / \rangle \rangle$	0					
	INTTB50 &		-				INTTB51/INTTB50					
INTETB5	INTTB51	E8H	-	-   -			ITB5XC	ITB5XM2	TB5XM1	ITB5XM0		
	Enable						R/C		R/W			
				Note	Write "0"	•			0			
	INTTBOX				\ <del>-</del> \\	1			ВОХ	1		
INTETBOX	(Overflow)	E9H	-	7	<del>-</del>	-	(ILBOXC)	ITBOXM2	ITBOXM1	ITBOXM0		
	Enable		/		VAL:1 - "O"		R	4	R/W			
I	1	1		Note	: Write "0"	<u>/</u>	<del>//</del>		0			
					<b>—</b>	$\rightarrow$	//					
					<b>V</b> ^		<u> </u>					
		(		xxM2	lxxM1	1xxM0		Function	(Write)			
				0	0	70	Disables i					
		(O)	$\wedge$	0	0	1	Sets inter					
									Sets interrupt priority level to 2.			
The s					Sets interrupt priority level to 3.							
interr				Sets interrupt priority level to 4.								
~~				_1	1	1	Sets interrupt priority level to 5.					
							Sets interrupt priority level to 6. Disables interrupt request.					
	^ ^	~	7	,	1	'	Disables I	incirupt it	equest.			
	< V /											

Note 1: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register.

Moreover, re-set an interrupt level as a desired level.

Symbol	NAME	address	7	6	5	4	3	2	1	0
				INT	P0		INTAD			
INTEPAD	INTP0 & INTAD	E4H	IP0C	IP0M2	IP0M1	IP0M0	IADC	IADM2	IADM1	IADM0
INTEPAD	Enable	L411	R		R/W		R		R/W	
				(	)			/	)	
				INTTC1	(DMA1)			(NTTCO	(DMA0)	
INTETC01	INTTC0 & INTTC1	F0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	TC0M2	TITC0M1	ITC0M0
INTETOOT	Enable	1 011	R		R/W		R/		R/W	
					)				)	
				INTTC3		1	7//	<u> INTTC2</u>	(DMA2)	ı
INTETC23	INTTC2 & INTTC3	F1H	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
114121020	Enable		R		R/W		R		R/W	
					)					
				INTTC5	(DMA5)	M		INTTC4	41	
INTETC45	INTTC4 & INTTC5	F2H	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	TC4M1	TC4M0
	Enable	1 211	R		R/W /	7/4	√ R		R/W	
				(	) \	$\vee/$	0			
			INTTC7(DMA7)			(INTTC6(DMA6)				
INTETC67	INTTC6 & INTTC7	F3H	ITC7C	ITC7M2	ITC7M1	TC7M0	ITC6C	JTC6M2	ITC6M1	ITC6M0
	Enable		R R/W			R R/W				
				4	-/-/-	/		<del></del>	)	
				N	MÍ	ı		INT	WD	
INTNMWDT	NMI & INTWDT	EFH	INCNM		$\rightarrow$	-	TCWD	) -	-	-
	Enable		R	4( //	,		R	/		
			0	1,	<u> </u>	// -	//0	-	-	-
							) )			
				))						
					I.		$\checkmark$			
			$\bigcap$	lxxM2	IxxM4	0MxxI		Function	(Write)	
				0	0	0	Disables	interrupt i		
		(O)		0	0	\ ĭ				o 1.
		$\setminus \setminus \setminus \setminus$					Sets interrupt priority level to 1. Sets interrupt priority level to 2.			
Th	e state of an	) [ -					Sets interrupt priority level to 3.			
	e state of an errupt request flag		7	1	$\langle 0 \rangle$	0	Sets interrupt priority level to 4.			
IIIIC	cirupi requesi na	9	_	_1\	0	1	Sets interrupt priority level to 5.			
			1 1 0				Sets interrupt priority level to 6.			
	$\wedge$ $\wedge$	~	1	1	1	1	Disables	interrupt i	equest.	
	\\/\/									

Note 1: It is not set, even if it leads an interrupt request flag at the same time it inputted NMI.

An interrupt request flag borrows from being set in X1 × 4 cycle.

(2)	External inter	rupt contro	l								
Symbol	NAME	address	7	6	5	4	3	2	1	0	
										NMIREE	
										R/W	
	Interrupt	F6H								0	
IIMC0	Input mode	(Prohibit						7		NMI	
	Control 0	RMW)								0:Falling	
									~	1:Falling	
									1	and	
			.=. =	101.5	151 5	141.5	( )	// \_	141.5	Rising	
			I7LE	I6LE	I5LE	I4LE	13LE V	12LE	I1LE	IOLE	
	Interrupt	FAH			·		W	$\overline{}$	·	ı	
IIMC1	Input mode	(Prohibit	0	0	0	0	((0)	<b>0</b>	0	0	
	Control 1	RMW)	INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0	
				0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge
			1:Level I7EDGE	1:Level I6EDGE	1:Level I5EDGE	1:Level	1:Level J3EDGE	1:Level	1:Level 11EDGE	1:Level 10EDGE	
			1/EDGE	IDEDGE	ISEDGE		_	IZEDGE	TIEDGE	IUEDGE	
			0	0	0	(V <sub>0</sub> )	W	0		0	
	Interrupt	FBH	INT7	INT6	INT5	INT4	INT3	INT2	UNT1)	INT0	
IIMC2	Input mode Control 2	(Prohibit RMW)	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	
	Control 2	rxivivv)	/High	/High	/High	/High	/High /	/High	/High	/High	
			1:Falling	1:Falling	1;Fa(ling	1:Falling	1:Falling	1:Falling	1:Falling	1:Falling	
			/Low	/Low	/Low	/Low	/Low	/Low)	/Low	/Low	
							IB(E)	ALE	I9LE	I8LE	
	Interrupt	10EH						)) R/	W		
IIMC3	Input mode	(Prohibit		$\mathcal{A}$			0	/ 0	0	0	
	Control 3	RMW)				//	INTB/	INTA	INT9	INT8	
		,			$\supset$		0:Edge	0:Edge	0:Edge	0:Edge	
				$\leftarrow$			1:Level	1:Level	1:Level	1:Level	
				$\rightarrow$			IBEDGE	IAEDGE	I9EDGE	18EDGE	
			-	$\wedge$			0	R/ 0	0	0	
	Interrupt	10FH		))	<u> </u>				INT9	INT8	
IIMC4	Input mode	(Prohibit			_ /		INTB 0:Rising	INTA 0:Rising	0:Rising	IN18 0:Rising	
	Control 4	RMW)	$(// \land)$			7/	/High	/High	/High	/High	
			(U)			$\searrow$	1:Falling	1:Falling	1:Falling	1:Falling	
I		// \					9	, 3		. 9	

Note 1: Disable INT0 to NTB before changing INT0 to B pins mode from "level" to "edge".

Setting example for case of INTO:

DI

LD (IIMC2), XXXXXXX0B ; change from "level" to "edge".

LD (INTCLR), OAH ; Clear interrupt request flag.

NOP

NOP

NOP

NOP

NOP

SEI

X = Don't care; "-" = No change.

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

/Low

/Low

Function Setting of External Interrupt Pin (1/2)

	01 .	Function Setting of Exte	ernal Interrupt Pin (1/2)
Interrupt Pin	Shared pin	Mode	Setting Method
		Rising edge	<i0le> = 0,<i0edge> = 0</i0edge></i0le>
10.175	B=4	Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
INT0	PF0	→ High level	<i0le> = 1,<i0edge> = 0</i0edge></i0le>
		Low level	<i0le> = 1,<i0edge> = 1</i0edge></i0le>
		Rising edge	<i1le> = 0,<i1edge> = 0</i1edge></i1le>
		— <b>√</b> Falling edge	< 11LE> = 0,< 1EDGE> = 1
INT1	PF2	→ High level	<i1le> = 1,<i1edge> = 0</i1edge></i1le>
		Low level	< 11LE> = 1, < 11EDGE> = 1
		Rising edge	<i2le> = 0,<i2edge> = 0</i2edge></i2le>
		Falling edge	< 2LE>=0,< 2EDGE> = 1
INT2	PF4		< 2LE> = 1,< 2EDGE> = 0
		Low level	<12LE> = 1,<12EDGE> = 1
		Rising edge	< 3LE>= 0,< 3EDGE> = 0
		¬ <b>L</b> Falling edge	<l3le> = 0,<l3edge> = 1</l3edge></l3le>
INT3	PF6	→ High level	< 3LE> = 1,< 3EDGE>/= 0
		Low level	< 3LE> = 1,< 3EDGE> = 1
		Rising edge	< 4LE> = 0,< 4EDGE> = 0
15.17.4	DICO	Falling edge	< 4LE> = 0,< 4EDGE> = 1
INT4	PK0	→ High level	< 4LE> = 1,< 4EDGE> = 0
		Low level	< 4LE>= 1,< 4EDGE> = 1
		Rising edge	<i5le> = 0,<i5edge> = 0</i5edge></i5le>
INITE	DICA	Falling edge	<l5le>= 0,<l5edge> = 1</l5edge></l5le>
INT5	PK1	High level (	<15LE> = 1,<15EDGE> = 0
		Low level	< 5LE> = 1,< 5EDGE> = 1
		Rising edge	<16LE> = 0,<16EDGE> = 0
INITO	BK2	Falling edge	<i6le> = 0,<i6edge> = 1</i6edge></i6le>
INT6	PKZ	☐ High level	<i6le> = 1,<i6edge> = 0</i6edge></i6le>
/		Low level	< 6LE> = 1,< 6EDGE> = 1
			<i7le> = 0,<i7edge> = 0</i7edge></i7le>
10.1		Falling edge	<i7le> = 0,<i7edge> = 1</i7edge></i7le>
INT7	PK3	High level	<i7le> = 1,<i7edge> = 0</i7edge></i7le>
		Low level	<i7le> = 1,<i7edge> = 1</i7edge></i7le>
		Rising edge	<i8le> = 0,<i8edge> = 0</i8edge></i8le>
		Falling edge	<i8le> = 0,<i8edge> = 1</i8edge></i8le>
INT8	PK4		<i8le> = 1,<i8edge> = 0</i8edge></i8le>
		Low level	< 8LE> = 1,< 8EDGE> = 1
1	l		ı

Function Setting of External Interrupt Pin (2/2)

Interrupt Pin	Shared pin		Mode	Setting Method													
			Rising edge	<i9le> = 0,<i9edge> = 0</i9edge></i9le>													
INT9	DVE	7	Falling edge	<i9le> = 0,<i9edge> = 1</i9edge></i9le>													
	PK5	<b>→</b> \	High level	<i9le> = 1,<i9edge> = 0</i9edge></i9le>													
		7• ∠	Low level	< 9LE> = 1,< 9EDGE> = 1													
			Rising edge	<iale> = 0,<iaedge> \( \phi \)</iaedge></iale>													
INITA	PK6	7	Falling edge	<iale> = 0,<iaedge> = 1</iaedge></iale>													
INTA		PK6	PNO	PNO	PNO	PNO	PNO	PNO	PNO	PNO	PNO	PNO	PK6	PK6	<b>→</b> \	High level	< ALE> = 1,< AEDGE> = 10
		7• ∠	Low level	< ALE> = 1, < AEDGE> = 1													
			Rising edge	<ible> = 0,<ibedge> = 0</ibedge></ible>													
INTD	DIZ	7	Fallinf edge	<ible> = 0,×IBEDGE&gt; = 1</ible>													
INTB	PK7	<b>→</b> \	High level	<ible> =1,<ibedge> €0</ibedge></ible>													
		<b>→</b>	Low level	< BLE> = 1, < BEDGE> = 1													

## (3) Interrupt control

Symbol	NAME	address	7	6	5	4	3	2	1	0
				DP49SEL	DP48SEL	DP47SEL	DP39SEL	DP37SEL	DP26SEL	DP24SEL
			_				R/W			
				0	0	0	0	9	0	0
	Interruption	10CH		0:INTTB50	0:INTTB40	0:INTTB30	0:INTB	0:INTA	0:INTTA7	0:INTTA5
INTSEL	combination	(Prohibit		Interruption	Interruption	Interruption	Interruption	Interruption	Interruption	Interruption
	selection	RMW)		is effective	is effective	is effective	is invalid	is invalid	is effective	is effective
				1:INTTB51	1:INTTB41	1:INTTB31	1:INTB ((	1://NTA	1:INT9	1:INT8
				Interruption	Interruption	Interruption	Interruption	Interruption	Interruption	Interruption
				is effective	is effective	is effective	is effective	is effective	is effective	is effective
					TBOF5ST	TBOF4ST	TBOF3ST	TBOF2ST	TBOF1ST	TBOF0ST
	Interruption generating flag	10DH (Prohibit RMW)					R	W		
					0	0 ((	Ø	0	0	0
					Read:	Read:	Read:	Read:	Read:	Read:
					0:Interruptio	0:Interruption	0:Interruption	0:Interruption	0:Interruption	0:Interruption
INTST					n	un-generating	un-generating	un-generating	un-generating	un-generating
					un-generating	1:Interruption	1:Interruption	1:Interruption	1:Interruption	1:Interruption
					1:Interruption	generating	generating	generating	generating	generating
					generating	Write:	Write:	Write:	, Write:	Write:
					Write:	0:"0" clear	0:"0" clear (	0:"0" clear	0:"0" clear	0:"0" clear
					0:"0" clear	1:Don't care				
					1:Don't care	$\searrow$	$-(\Omega)$	,		
			-				IR3LE/	) R2LE	IR1LE	IR0LE
			W					// R/	W	
	SIO	F5H	0				1	1	1	1
SIMC	Interrupt	(Prohibit	Note:				0:INTRX3	0:INTRX2	0:INTRX1	0:INTRX0
	control	RMW)	Write "1"				edge mode	edge mode	edge mode	edge mode
							1:INTRX3	1:INTRX2	1:INTRX1	1:INTRX0
				$\nearrow$		$\wedge$	level mode	level mode	level mode	level mode

- Note 1: The default priorities 24, 26, 47 to 49 are making the interruption factor serve a double purpose. It is necessary to choose the interruption factor used in an interruption factor selection register. Therefore, interruption cannot be used simultaneously.
- Note 2: The default priority 50 is making the interruption factor serve a double purpose. The interruption factor assigned to this default priority 50 can be used simultaneously. Of which interruption factor interruption occurred should interrupt, and please check it in a generating flag register.
- Note 3: The interruption level setting register of combination interruption should clear an interruption demand flag in an INTCLR register, before changing an INTSEL register.

  Moreover, re-set an interrupt level as a desired level.

## (4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector. For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR ← 0AH Clears interrupt request flag INT0

Symbol	NAME	address	7	6	5	4	3 2	1	0
INTCLR	Interrupt clear	F8H (Prohibit	-	-	-		( \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-	-
			W						
INTOLIC	control	RMW)	0	0	0	0	0 0	0	0
	COTILIO	TXIVIVV)				Interru	pt vector		

# (5) Micro DMA start vector registers

This register assigns micro DMA processing to which interrupt source. The interrupt source with a micro DMA start vector that matches the vector set in this register is assigned as the micro DMA start source.

When the micro DMA transfer counter value reaches "0", the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, to continue micro DMA processing, set the micro DMA start vector register again during the processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the channel with the lowest number has a higher priority. Accordingly, if the same vector is set in the micro DMA start vector registers of two channels, the interrupt generated in the channel with the lower number is executed until micro DMA transfer is completed. If the micro DMA start vector for this channel is not set again, the next micro DMA is started for the channel with the higher number (Micro DMA chaining).

Symbol	NAME	address	7	6	5	4	3	2	1	0
	DMAG						DMA0 sta	art vector		
DMA0V	DMA0 start	100H			DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DIVIAUV	vector	1000					Ŕ/	W		
	VECTO				0	0	0	0	0	0
	DMA1						DMA1 sta	rt vector	>	
DMA1V	DMA1V start	101H			DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DIVIATV	vetor	10111					(R/	$W_{\wedge}$		
VEIOI	VCtOI				0	0 <	<u> </u>	))0	0	0
	DMA2						DMA2 sta	art vector	1	
DMA2V		102H			DMA2V5	DMA2V4	DMA2V3	L.	DMA2V1	DMA2V0
vector	10211					\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		1		
vector				0	0	0	0	0	0	
DMV3	DMA3					4	DMA3 sta	art vector		ı
DMA3V	start	103H			DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DIVIASV	vector				/	$(7/\Lambda)$	✓ R/		$\rightarrow$	T
					0 \	(0)	0 🔷	(0)	0	0
	DMA4	104H					DMA4 sta	///		T
DMA4V	start				DMA4V5	DMA4V4	DMA4V3	7 3	DMA4V1	DMA4V0
	vector						$\mathbb{R}^{I}$	$\langle$		
					(0)	<i>&gt;</i> 0	0	))	0	0
	DMA5						DMA5 sta			ı
DMA5V	start	105H		$\mathcal{A}$	DMA5V5	DMA5V4	DMA5V3	4	DMA5V1	DMA5V0
	vector						R/			
					∨ 0	// 0	0	0	0	0
	DMA6		$\rightarrow$				DMA6 sta			
DMA6V	start	106H	A	$\mathcal{A}$	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
	vector			$\int \int \int d^3x  dx  dx$	0 ^	0	~/ R/	vv   0	0	
			A		0 <	U	0 DMA7 ata		U	0
	DMA7				D144 \$1.25	7/1-11	DMA7 sta		D144714	D14471/0
DMA7V	start	107H			DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
	vector				0	0	R/ 0	vv   0	0	0
						√ U	U	U	U	U

# (6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches 0. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

	Symbol	NAME	address	7	6	5	4	3///2	1	0	
	DMAB DMA burst	DMA		DBST7	DBST6	DBST5	DBST4	DBST3 DBST2	DBST1	DBST0	
		108H	R/W								
		buist		0	0	0	0	(0) 0	0	0	



### (7) Notes

Note:

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore if, immediately before an interrupt is generated, the CPU fetches an instruction which clears the corresponding interrupt request flag (Note), the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector-address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a "DI" instruction. And in the case of setting an interrupt enable again by "EI" instruction after the execution of clearing instruction, execute "Ell'instruction after clearing and more than 3-instructions (e.g., "NOP"× 1 times).

If placed "EI" instruction without waiting "NOP" instruction after execution of clearing instruction, interrupt will be enable before request flag is cleared. Thus, when be changed interrupt request level to "0", change it after cleared corresponding interrupt request by INTCLR instruction.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution, disable an interrupt by "DI" instruction before execution of POP SR instruction

In addition, please note that the following two circuits are exceptional and demand special attention.

	In level mode INT0 to INTB are not an edge-triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 to INTB does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
INT0 to INTB	If the CPU enters the interrupt response sequence as a result of INT x (x \subseteq 0 to 7) going from "0" to "1", INTx must then be held at "1" until the interrupt response sequence has been completed. If INTx is set to Level mode so as to release a Halt state, INTx must be held at "1" from the time INTx changes from "0" to "1" until the Halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a "0", causing INTx to revert to "0" before the Halt state has been
level mode	released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	DI LD (IIMC2),00H ; Changes from level to edge. LD (INTCLR),0AH ; Clears interrupt request flag. NOP ; Wait El execution.
	NOP NOP EI
INTRX0 to INTRX3	The interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by an instruction.

The following instructions or pin input state changes are equivalent to instructions that clear the interrupt request flag.

INT0 to INT 7: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

> The pin input change from high to low after interrupt request has been generated in level mode. ("H"  $\rightarrow$  "L", "L"  $\rightarrow$  "H")

INTRX0 to INTRX2: Instruction which read the receive buffer.

2005-04-20 92CM27-56

### (8) About combination of an interruption factor

About the following interruption factor, interruption is made to serve a double purpose. Cautions are needed when using it.

#### 1)INT8/INTTA5

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP24SEL>. It disappears, even if interruption of INTTA5(8-bit timer 5) will occur, if INTSEL<DP24SEL> is set as "1." It disappears, even if interruption of INT8(INT8 terminal input) will occur, if INTSEL<DP24SEL> is set as "0."

#### 2)INT9/INTTA7

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP26SEL>. It disappears, even if interruption of INTTA7(8-bit timer 7) will occur, if INTSEL<DP26SEL> is set as "1." It disappears, even if interruption of INT9(INT9 terminal input) will occur, if INTSEL<DP26SEL> is set as "0."

#### 3)INTTB31/INTTB30

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP47SEL>. It disappears, even if interruption of INTTB30(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "1." It disappears, even if interruption of INTTB31(16-bit timer 3) will occur, if INTSEL<DP47SEL> is set as "0."

### 4)INTTB41/INTTB40

The interruption table interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL<DP48SEL>. It disappears, even if interruption of INTTB40(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "1." It disappears, even if interruption of INTTB41(16-bit timer 4) will occur, if INTSEL<DP48SEL> is set as "0."

# 5)INTTB51/INTTB50

The interruption table / interruption level setting register is made to serve a double purpose. Therefore, it cannot be used simultaneously. Micro DMA starting is also that only which or one of the two can be used. In order to change the interruption factor to be used, it is necessary to set up INTSEL DP49SEL. It disappears, even if interruption of INTTB50(16-bit timer 5) will occur, if INTSEL DP49SEL is set as "1." It disappears, even if interruption of INTTB51(16-bit timer 5) will occur, if INTSEL DP49SEL is set as "0."

When you change an interruption factor, please change in the following procedures.

It interrupts, an interruption level setting register is set as the ban on a demand, and an interruption demand flag is cleared. It is set as the interruption factor which uses an interruption combination selection register. An interrupt level is set as an interrupt level setting register.

92CM27-57

# 3.5 Function Ports

TMP92CM27 has I/O port pins that are shown in Table 3.5.1 in addition to functioning as general-purpose I/O ports, these pins are also used by internal CPU and I/O functions. list I/O registers and their specifications.

Table 3.5.1 Port Function(R: PD = with programmable pull-down register, U = with pull-up register) (1/2)

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port 1	P10 to P17	8	I/O	_	Bit	D8 to D15
Port 6	P60 to P67	8	I/O	_	Bit	A16 to A23
	P71	1	I/O	U	Bit	WRLL
	P72	1	1/0	U	Bit	WRLU
	P73	1	1/0	1	Bit	R/W
Port 7	P74	1	0/I	C	Bit	SRWR
	P75	1	I/O	U	Bit	SRLLB
	P76	1	I/O	U	Bit	SRLUB
	P77	1	I/O	- (	Bit	WAIT
Port 8	P80	1	Output	4	(Fixed)	CSO )
	P81	1	Output/		(Fixed)	CS1
	P82	1	Output	(-/	(Fixed)	CS2
	P83	1	Output	1	(Fixed)	CS3/SDCS
	P84	1	Output	\_	(Fixed)	CS4
	P85	1 (	Output	\	(Fixed)	CS5 /WDTOUT
	P86	1\	9	-	Bit	BUSRQ
	P87	(1)	\/O	-	Bit	BUSAK
Port 9	P90	1	Output	_	(Fixed)	SDWE
	P91	$\sqrt{\sum}$	Output	- 4	(Fixed)	SDRAS
	P92	/( j))	Output		(Fixed)	SDCAS
,	P93		Output	(4/)	(Fixed)	SDLLDQM
<	R94.//	√ 1	Output	/_/	(Fixed)	SDLUDQM
	P95	1 🤇	Output	Á	(Fixed)	SDCKE
	P96	1	Output	_	(Fixed)	SDCLK
Port A	PA0	1	1/0	>-	Bit	RXD0
	PA1	1 />	I/O	_	Bit	TXD0
	PA2	1/1	I/O	_	Bit	SCLK0/CTS0
	PA3	1	\/O	-	Bit	RXD1
	PA4	((1))	I/O	-	Bit	TXD1
	PA5	+	I/O	_	Bit	SCLK1/CTS1
Port C	PC0	1	I/O	_	Bit	SO0/SDA0
$\checkmark$	PC1	√1	I/O	_	Bit	SI0/SCL0
	PC2	1	I/O	_	Bit	SCK0
	PC3	1	I/O	_	Bit	SO1/SDA1
	PC4	1	I/O	_	Bit	SI1/SCL1
	PC5	1	I/O	_	Bit	SCK1

Table 3.5.1 Port Function(R: PD = with programmable pull-down register, U = with pull-up register) (2/2)

	`					, 1 1 3 / (
Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for built-in function
Port D	PD0	1	I/O	_	Bit	HSSI0
	PD1	1	I/O	_	Bit	HSSO0
	PD2	1	I/O	_	Bit	HSCLK0
	PD3	1	I/O	_	Bit	RXD2
	PD4	1	I/O	_	Bit <	TXD2
	PD5	1	I/O	_	Bit	SCLK2/CTS2
Port F	PF0	1	I/O	_	Bit	TAOININTO
	PF1	1	I/O	_	Bit	TA10UT
	PF2	1	I/O	_	Bit	TA2IN/INT1
	PF3	1	I/O	_	Bit	TA3OUT
	PF4	1	I/O	_	Bit	TA4IN/INT2
	PF5	1	I/O	_	Bit	TA5OUT
	PF6	1	I/O	- (	Bit	TA6IN/INT3
Port J	PJ0	1	I/O	1	Bit	TB0OUT0
	PJ1	1	I/O	9	Bit	TB0OUT1
	PJ2	1	1/0	~	Bit	TB1QUTQ
	PJ3	1	I/O <sup>_</sup> _(	_/	Bit	ΤΒίουτί)
	PJ4	1	.∤⁄O	1	Bit	TB2OUT0/TB4OUT0
	PJ5	1	10	_	Bit	TB2OUT1/TB4OUT1
	PJ6	1 (	1/0/	>_	Bit	TB3OUT0/TB5OUT0
	PJ7	1	10	_	Bit	TB3OUT1/TB5OUT1
Port K	PK0	1	Input	_	(Fixed)	TB0IN0/INT4
	PK1	(1	Input	_	(Fixed)	TB0IN1/INT5
	PK2	1	Input	- ^	(Fixed)	TB1IN0/INT6
	PK3	// 1)	Input	=	(Fixed)	TB1IN1/INT7
	PK4	<b>1</b>	Input	(7)	(Fixed)	TB2IN0/INT8
	PK5	<u></u>	Input	V	(Fixed)	TB2IN1/INT9
	PK6	1 _	Input	_	(Fixed)	TB3IN0/INTA
	PK7	1	Input		(Fixed)	TB3IN1/INTB
Port 🗠 🖯	PL0	1	MO	_	Bit	PG00/RXD3
2/	RL1/	1 _	1/0	_	Bit	PG01/TXD3
	PL2	1.((	I/O	_	Bit	PG02/SCLK3/CTS3
~ (( <b>`</b>	PL3	1	\ I/O	_	Bit	PG03/TA7OUT
	PL4	1	\/O	_	Bit	PG10/HSSI1
	PL5	(1)	I/O	_	Bit	PG11/HSSO1
	PL6	1	I/O	_	Bit	PG12/HSCLK1
	PL7	1	I/O	_	Bit	PG13
Port M	PM0 to PM7	8	Input	_	(Fixed)	AN0 to AN7/KI0 to KI7
Port N	PN0 to PN2	3	Input	_	(Fixed)	AN8 to AN10
	PN3	1	Input	1	(Fixed)	AN11/ ADTRG

Table 3.5.2 I/O Port and Specifications (1/7)

	Tab	le 3.5.2 I/O Port and Specifications	(1/7)	Х	: Don't c	are
Port	Pin name	Specification			gister	
		·	Pn	PnCR	PnFC	PnFC2
Port 1	P10 to P17	Input Port	Х	0 (	( o ) P	>
		Output Port	Х			None
		D8 to D15 bus	X	(X//	1	
Port 6	P60 to P67	Input Port	X	0	0	
		Output Port	X (	1	O	None
		A16 to A23 output	X	$\mathcal{X}$	1	
Port 7	P71	Input Port (without pull up)	( 0 )	> 0	0 (	
		Input Port (with pull up)	1	0	0>	
		Output Port	\(\) X \(\)	1	0	$\searrow$
		WRLL	//x	Ŷ	(A)	()
	P72	Input Port (without pull up)	0	0_	0	
		Input Port (with pull up)	1	(0)	0	
		Output Port	Х	1/	//0	
		WRLU	X ((	7/1(\)	1	
	P73	Input Port	X		0	
		Output Port	X	1	0	
		$R/\overline{W}$	(x)	) 1	1	
	P74	Input Port (without pull up)	0/	0	0	
		Input Port (with pull up)	1	0	0	
		Output Port	Х	1	0	None
		SRIVIR	Х	1	1	
	P75	Input Port (without pull up)	0	0	0	
/		Input Port (with pull up)	1	0	0	
		Output Port	X	1	0	
		SRLLB	Х	1	1	
$\wedge \wedge$	P76	Input Port (without pull up)	0	0	0	
>,<	\ \ \ \ \	Input Port (with pull up)	1	0	0	
		Output Port	X	1	0	
		SRUB	Х	1	1	
	P77 /> (	Input Port	Х	0	0	
		Output Port	X	1	0	
	1		X	0	1	
		WAIT	, `	,		

Table 3.5.2 I/O Port and Specification (2/7)

X: Don't care

	I	Die 3.5.2 I/O Port and Specification	(2//)	1/~		it care
Port	Pin name	Specification	Pn	I/Q re PnCR	gister PnFC	PnFC2
Port 8	P80	Output Port	X		0	None
		CS0 output	Х			
	P81	Output Port	X	(7)	$\bigcirc$ 0	
		CS1 output	X	None	<del>)</del> 1	
	P82	Output Port	X		0	
		CS2 output	X	$\bigcup Y$	1	
	P83	出力ポート	X	) >	0 (	0
		CS3 output	X	/	1>	0
		SDCS output	⟨\X	^	(1)	7
		Reserved	// x		O	<u>(1)</u>
	P84	Output Port	Х		0	None
		CS4 output	Х		1	
	P85	Output Port	X		<u>/</u> 0	0
		CS5 output	x ((	// \)	1	0
		WDTOUT output	X		1	1
		Reserved	X		0	1
	P86 to P87	Input Port	X//	0	0	None
		Output Port	X	1	0	
	P86	BUSRQ	Х	0	1	
		Reserved	Х	1	1	
	P87	BUSAK	Х	1	1	
/		Reserved	Х	0	1	
Port 9	P90 to P96	Output Port	Х	None	0	None
	P90	SDWE	Х		1	
$\wedge \wedge$	P91	SDRAS	Х		1	
	P92	SDCAS	Х		1	
	P93	SDLLDQM	Х		1	
(())	P94	SDLUDQM	Х		1	
	P95 />	SDCKE	Х		1	
	P96	SDCLK	Х		1	
	/ / \					

Table 3.5.2 I/O Port and Specifications (3/7)

X: Don't care

Dowt	Din nome			I/O re	gister	
Port	Pin name	Specification	Pn		PnFC	PnFC2
Port A	PA0	Input Port	Χ	0 (	0	None
		Output Port	Χ	1 \	9	
		RXD0 input	Χ	0	$\stackrel{\sim}{\downarrow}$	
	PA1	Input Port	_X_	((0//	<b>()</b> 0	0
		Output Port	X	$\sqrt{1}$	/ 0	0
		TXD0 output	X	$\sqrt{\chi}$	1	0
		TXD0 (open drain) output	χ	)1>	1	1
	PA2	Input Port	X	$\bigcirc \emptyset$	0	None
		Output Port	$X \setminus$	1	0 (	
		SCLK0/CTS0 input	X	0	1,	
		SCLK0 output	X	1	15	
	PA3	Input Port	\)X	,Q	(0)	None
		Output Port	// X	1/ /	0,0	(/)
		RXD1 input	Χ	0	1	
	PA4	Input Port	Х	0,0	$\langle o \rangle$	0
		Output Port	Χ	(1//	$Q \subset$	0
		TXD1 output	X	) 	//1	0
		TXD1 (open drain) output	X ((	7/1	1	1
	PA5	Input Port	X \\	((0))	0	None
		Output Port	X	1	0	
		SCLK1/CTS1 input	X/	0	1	
		SCLK1 output	$\setminus X \setminus$	/ 1	1	
Port C	PC0	Input Port	X//	0	0	0
		Output Port	X	1	0	0
		SO0 output	X	0	1	0
		SDAO I/O	Х	1	1	0
		SO0 (open drain) output	Х	0	1	1
		SDA0 (open drain) I/O	Х	1	1	1
	PC1	Input Port	Х	0	0	0
/		Output Port (V/))	Х	1	0	0
		SI0 input	Х	0	1	0
		SCL0 I/O	Х	0	1	1
		SCL0 (open drain) I/O	Χ	1	1	1
$\langle \rangle \rangle$	PC2	Input Port	Х	0	0	None
	_ N	Output Port	Х	1	0	
	$\sim$	SCKØ input	Х	0	1	
		SCK0 output	Χ	1	1	

Table 3.5.2 I/O Port and Specifications (4/7)

X: Don't care

	Table 5	.5.2 I/O Port and Specifications (4,	(1)		Л. DO	n t care
Port	Pin name	Specification			gister	
1 011	1 III Hame	opeomeation .	Pn	PnCR	PnFC	PnFC2
Port C	PC3	Input Port	Χ	0 (	0	0
		Output Port	Χ	1 \	$\vee$ (0)	0
		SO1 output	X	0		0
		SDA1 I/O	X	((1)//	< 1 <	0
		SO1 (open drain) output	X	\O	// <b>1</b>	1
		SDA1 (open drain) I/O	X	$\nearrow$	1	1
	PC4	Input Port	X (	\0\	0	0
		Output Port	X	<u></u>	0	0
		SI1 input	$\langle X \rangle$	0	1 /	(
		SCL1 I/O	\ X \	> 0	1 📈	( <u>}</u> /
		SCL1 (open drain) I/O	X	1	1>	/1
	PC5	Input Port	\(\lambda\) \(\chi \)	0	0	None
		Output Port	))x	♦	(0)	
		SCK1 input	/ X	Õ 〈	170	(/))
		SCK1 output	Х	1_	1	
Port D	PD0	Input Port	Х	(0)	_0	None
		Output Port	Х		) (b	
		HSSI0 input	Χ /	9 <	/1	
	PD1	Input Port	X ((	//0	0	None
		Output Port	_X /	(1)	0	
		HSSO0 output	X	$\searrow$	1	
	PD2	Input Port	X \	0	0	None
		Output/Port	X /	/ 1	0	
		HSCLKO output	X//	1	1	
	PD3	Input Port	X	0	0	None
		Output Port	Х	1	0	
		RXD2 input	Х	0	1	
	PD4	Input Port	X	0	0	0
		Output Port	X	1	0	0
		TXD2 output	Х	1	1	0
/	(/ ) \	TXD2 (open drain) output)	Х	1	1	1
	PD5//	Input Port	Х	0	0	None
		Output Port	Х	1	0	
		SCLK2/CTS2 input	Х	0	1	
$\wedge$	,	SCLK2 output	Х	1	1	
		OOLINZ Output	^	ı	ı	

Table 3.5.2 I/O Port and Specifications (5/7)

X: Don't care

		.5.2 I/O Fort and Specifications (5/	<del>' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' </del>			iii caie
Port	Pin name	Specification	<u> </u>		gister	·
		·	Pn	PnCR	PnFC	PnFC2
Port F	PF0	Input Port	Х	0 (	<u>0</u>	0
		Output Port	Х	1 \	(0)	0
		TA0IN input	Χ	0	1	0
		INT0 input	X	((0//	<b>∆</b> 1	1
	PF1	Input Port	X	(O)	<i>))</i> o	]
		Output Port	X	$\overline{}$	0	None
		TA1OUT output	X (	1>	1	
	PF2	Input Port	X	0	0	0
		Output Port	$\langle X \rangle$	1	0 /	) Ø
		TA2IN input	\ X \	> 0	1 📈	0
		INT1 input	X	0	1>	7
	PF3	Input Port	$\langle X \rangle$	0	0	$\rightarrow$
		Output Port	))x	$\Diamond$	(0)	None
		TA3OUT output	/ x	1 <	ST >	
	PF4	Input Port	X	0	0	<u></u> 0
		Output Port	Χ	(V)	0	0
		TA4IN input	X	0	<u>)</u> 1	0
		INT2 input	X		<b>ン1</b>	1
	PF5	Input Port	X ( (	//0	0	
		Output Port	-X /		0	None
		TA5OUT output	X	$ \longrightarrow $	1	
	PF6	Input Port	X \	0	0	0
		Output Port	X /	/ 1	0	0
		TA6IN input	X/	0	1	0
		INT3 input	χ̈́	0	1	1
Port J	PJ0	Input Port	Χ	0	0	7
		Output Port	Х	1	0	
		TB0OUT0 output	X	1	1	
	PJ1 ((	Input Port	Х	0	0	
		Output Port	Χ	1	0	ı
/	1/ ) /-	TB0OUT1 output (V/ ))	Χ	1	1	None
	P32//	Input Port	Χ	0	0	140116
		Output Port	Х	1	0	
		TB1OUT0 output	Χ	1	1	1
$\wedge \wedge$	PJ3	Input Port	Х	0	0	l
\ <u>`</u> \		Output Port	Χ	1	0	
V \	$\searrow$	TB1QUT0 output	Χ	1	1	
	$\overline{}$	<u> </u>				

Table 3.5.2 I/O Port and Specifications (6/7)

X: Don't care

	Table 5	.5.2 I/O FUIT AITU SPECIFICATIONS (0	,,,			III Cale
Port	Pin name	Specification			gister	
		·	Pn	PnCR	PnFC	PnFC2
Port J	PJ4	Input Port	X	0 (	<b>Q</b>	0
		Output Port	X	1 \	$\setminus 0)$	0
		TB2OUT0 output	Χ	1	)	0
		TB4OUT0 output	X	((1//	<b>△</b> 1	1
	PJ5	Input Port	X	\0	// 0	0
		Output Port	X	$\setminus$	0	0
		TB2OUT1 output	X (	1>	1	0
		TB4OUT1 output	X	<b>_1</b>	1	1
	PJ6	Input Port	X	0	0 /	$\bigcirc \emptyset$
		Output Port	X	<b>1</b>	0 ~	(0)
		TB3OUT0 output	X	1	1>	0
		TB5OUT0 output	$\wedge X$	1	1	1
	PJ7	Input Port	))x	<b>0</b> >	(0)	0
		Output Port	/ x	Ĭ (	070	/ 0/
		TB3OUT1 output	Х	1	1	$\bigcirc$ 0
		TB5OUT1 output	Х	10	1	1
Port K	PK0	Input Port	Х		) o	0
		TB0IN0 input	Χ /		/1	0
		INT4 input	X ((	$7/\wedge$	1	1
	PK1	Input Port	X		0	0
		TB0IN1 input	X		1	0
		INT5 input	X	\	1	1
	PK2	Input Port	( X )	)	0	0
		TB1IN0 input )	X//		1	0
		INT6 input	X		1	1
	PK3	Input Port	Х		0	0
		TBNN1 input	Х		1	0
		INT7 input	Х		1	1
	PK4	Input Port	Х	None	0	0
		TB2IN0 input	Х		1	0
		INT8 input	Х		1	1
<	PK5/	Input Port	Х		0	0
		TB2IN1-input	Х		1	0
		INT9 input	Х		1	1
^ ^	PK6	Input Port	Х		0	0
		TB3IN0 input	Х		1	0
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\searrow$	INTA/input	Х		1	1
	PK7	Inpat Port	Х		0	0
		TB3IN1 input	Х		1	0
	1	INTB input	Х		1	1

Table 3.5.2 I/O Port and Specifications (7/7)

X: Don't care

	lable e.	15.2 I/O Fort and Specifications (7)	· ,	1/0		III Cale
Port	Pin name	Specification			gister	D 500
5	DI 0	·	Pn	PnCR	PnFC	PnFC2
Port L	PL0	Input Port	X	0 (	0	0
		Output Port	X	1	0)	0
		PG00 output	Х	1	1	0
		RXD3 input	X	(0//	1	0
	PL1	Input Port	X	\ <u>\</u> 0\	// 0	0
		Output Port	X	$\nearrow$	0	0
		PG01 output	X (	1	1	0
		TXD3 output	X	<u></u>	0	1
		TXD3 (open drain) output	X	1	1 /	$\overline{}$
	PL2	Input Port	\ X \	> 0	0 🗸	(0)
		Output Port	X	1	0>>	0
		PG02 output	\(\rangle \times^2\)	1	(1)	0
		SCLK3/CTS3 input	))x	Ø (	(0)	
		SCLK3 output	Χ	1	0	<u>/</u> 1/
	PL3	Input Port	Х	0	0	<u> </u>
		Output Port	Χ	(1/	$\bigcirc 0$	0
		PG03 output	Χ		<i>]  </i> 1	0
		TA7OUT	X /	/*/ //	1	1
	PL4	Input Port	X (	//0))	0	0
		Output Port	X	)	0	0
		PG10 output	X	1	1	0
		HSSI1 input	X_\	0	0	1
	PL5	Input Port	$\langle X \rangle$	0	0	0
		Output Rort	X	1	0	0
		PG11 output	Χ	1	1	0
		HSSO1 output	Х	1	0	1
	PL6	Input Port	Х	0	0	0
		Output Port	Х	1	0	0
		PG12 output	Х	1	1	0
		HSCLK1 output	Х	1	0	1
	PL7	Input Port	Х	0	0	0
)	~//	Output Port	X	1	0	0
		PG13 output	X	1	1	0
Port M	PM0 to PM7	Input Port/KEY IN input	Х	None	0	None
$\langle \rangle$		AN0 to AN7 input	Х	140116	1	NONE
Port N	PN0 to PN2	Input Port	Х		0	
		AN8 to AN10 input	Х	None	1	None
	PN3	Input Port/ ADTRG	Х	None	0	None
		AN11 input	Х		1	

Input buffer state table (1/3)

			Input buffer state									
						HALT s			$\overline{}$			
						HALIS	siale		STOP	_	STOP	
			CP						SIOF	1	3106	
	lmmt	Φ	Opera		IDL	F2	IDLE	=1				
Port name	Input Function	itat	sta	te				(7)	/^			
FUITHAME	name	Reset state							<drvi< td=""><td>E&gt; = 1</td><td><drv< td=""><td>'E&gt; =0</td></drv<></td></drvi<>	E> = 1	<drv< td=""><td>'E&gt; =0</td></drv<>	'E> =0
	Hame	ese	ر	0	_	0				0	_ ر	
		₩.	tior P	At input port setup	itioi P	out	iž (	\$\\disp\_{\disp}	ξi O	out	itior p	or ju
			functic setup	At input ort setup	functic setup	inp t se	or a	St.	functic	inp t se	functic setup	ing tse
			At function setup	At	At function setup	At input port setup	At function setup	At (input port setup	At function setup	At input port setup	At function setup	At input port setup
D0 / D7	D0 / D7	055	`			_ <	11	$\rightarrow$	· ·	~((		
D0 to D7	D0 to D7	OFF	a d.	-	OFF		OFF	_	OFF	/-/	OFF	_
P10 to P17	D8 to D15	OFF	ON by externa I read.	ON	OFF	OFF/	OFF	OFF	OFF	OFF	OFF	OFF
F 10 10 F 17	D0 10 D13	OH	0 % _	ON	Oii	40/	))''		Oili	9//	011	OH
P60 to P67	A16 to A23	OFF	OFF	ON	OFF /	QFF	OFF	OFF	OFF	OFF	OFF	OFF
P71 to P72									7	5		
P74 to P76	_	ON	-	ON	4	OFF	-	OFF		OFF	-	OFF
(*1)						<b>\</b>						
P73	_	ON	_	ON	\\ \	OFF	- (	<b>OF</b> F_	)'	OFF	-	OFF
P77	WAIT	ON	ON	ÓΨ/	(PFO)	OFF	OFF	ØFF)	) OFF	OFF	OFF	OFF
P80 to P85	_			4(		-//			/			
P86	BUSRQ	ON	ON	_00/	Й	QFF	ON	OFF	ON	OFF	OFF	OFF
P87	_	ON	-(	-ÓN	> _	OFF	_ )	OFF	-	OFF	-	OFF
P90 to P96	_			))		Co	ontrols by	P9DR				
PA0	RXD0	ON	ΟÑ	QN	ON	QFF	ON	OFF	ON	OFF	OFF	OFF
PA1	_	ON (	OFF(\	ON	OFF	QFF	OFF	OFF	OFF	OFF	OFF	OFF
PA2	SCLK0/	ON_	ON	ON	ON <	OFF	ON	OFF	ON	OFF	OFF	OFF
PAZ	CTS0	ON	ON	ON	~	15 P	)	) 	Ö	OFF	OFF	OFF
PA3	RXD1_	ΦN//	√QN	ON	ON/	<b>740</b>	ON	OFF	ON	OFF	OFF	OFF
PA4	-/_	) ÓÑ <	/øff	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PA5	SCLK1/	ON	ON	OM	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC0	SDA0	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC1	SI0/SCL0	ØΝ	ON ₹	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC2	SCK0	ŎN	ON	ÒИ	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC3	SDA1	ON	ON	NO	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC4	SIT/SCL1)	ON	ØN	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PC5	SÇK1	ON	<0N	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
RD0	HSSI0	ON	_00\/	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PD1 to PD2		_ ON/_	-QFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PD3	RXD2	ŎN/	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
PD4	<i>&gt;</i> - \	QN \	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PD5	SCLK2/	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF
1 50	CTS2	014	> ''	OIN		5	5	5	5	5	5	<b>5</b> 1 1

Input buffer state table (2/3)

		Input buffer state (2/3)  Input buffer state												
					1			е						
						HALT s	state		2		0.700			
			CF	PU					STOP	12	STOP			
		4)	Oper	ation	IDI	F2	IDLE	-1 -		J) '				
l	Input	ate	sta	ite	IDL	.⊏∠	IDLE1							
Port name	Function	Reset state								<drve> = 1</drve>		<drve> =0</drve>		
	name	Se									\DIXV			
		Re	ion	# ch	ion	ut up	ioi	ap)	ioi	ut up	ion	ut up		
			functio setup	inpi	functic setup	inpi	function	At input ort setup	functic	inpi	functionsetup	inpi		
			At function setup	At input port setup										
			٧	۵	A	d	$\mathcal{M}$	d //	⋖		A	О		
PF0	TAOIN	ON	ON	ON	ON	OFF	-QN	ŎFF	ON	ØÈF.	OFF	OFF		
	INT0						$\sim$			14	ОN			
PF1		ON	OFF	ON	OFF	OFF/	OFF	OFF	OFF	OFF	-OFF	OFF		
PF2	TA2IN	ON	ON	ON	ON	OFF	) N	OFF	ØΝ/	OFF/	OFF	OFF		
550	INT1	011	0==	011	0==	0==	> 0 ==	0==/	3==	70	ON	0==		
PF3	- TA 4151	ON	OFF	ON	OFF	QFF	OFF	OFF/	ØFE	OFF	OFF	OFF		
PF4	TA4IN	ON	ON	ON	ON	OFF	ON	OFF(	(NO	OFF	OFF	OFF		
DEE	INT2	ON	OFF	ON /	OFF	ØFF.	OFF	(ODE)	^OFF	OFF	ON OFF	OFF		
PF5 PF6	TA6IN	ON ON	OFF ON	ON ON	ON	OFF OFF	OFF ON	OFF OFF	OFF ON	OFF OFF	OFF	OFF OFF		
FFO	INT3	ON	ON		OIN	OFF		OFF	ON	OFF	ON	OFF		
PJ0 to PJ7	-	ON	OFF	ON	OFF	OF/F <	OFF	ØFF	OFF	OFF	OFF	OFF		
PK0	TB0IN0	ON	ON /	011	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
	INT4	• • • • • • • • • • • • • • • • • • • •	( )		0.1	•		77.		<b>.</b> .	ON	•		
PK1	TB0IN1	ON	QN,	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
	INT4			$\sim$							ON			
PK2	TB1IN0	ON	ØN	)ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
	INT4			/	_	163					ON			
PK3	TB1IN1	ON(/	ÓΝ	ON	ON	740	ON	OFF	ON	OFF	OFF	OFF		
	INT4	/\ \\				$\rightarrow$					ON			
PK4	TB2IN0	)QN	ÓN	QΝ	(QN/	⟨off	ON	OFF	ON	OFF	OFF	OFF		
	INT4		7			//					ON			
PK5	TB2IN1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
DICO	INT4	01	ON			OFF	ON	055	ON	OFF	ON	OFF		
PK6	TB3IN0	ΟŃ	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
PK7	1/VT4 TB3[N1]	) ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	ON OFF	OFF		
FK/	INT4	ON		ON	ON	OFF	ON	OFF	ON	OFF	ON	OFF		
PL0	RXD3	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
RL1	10,00	ON /	QFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF		
	SCLK2/	/> ((		*										
PL2	CTS2	(ON)	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
PL3	_	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF		
PL4	HSSI1	ON	ON	ON	ON	OFF	ON	OFF	ON	OFF	OFF	OFF		
PL5 to PL7	_	ON	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF		

Input buffer state table (3/3)

							•					
						•	ouffer sta	te <				
						HALT s	state		>/			
Port name	Port name Input Function name		CF Opera sta	ation	IDL	.E2	IDLI		STOP <drvi< td=""><td>))`</td><td>STOP <drve< td=""><td>E&gt; =0</td></drve<></td></drvi<>	))`	STOP <drve< td=""><td>E&gt; =0</td></drve<>	E> =0
	name	Reset	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup
PM0 to PM7	AN0 to AN7	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF/	OFF	OFF	OFF
	KEY0 to KEY7		ON		ON		ЭОN	$\Diamond$	ON		ON	
PN0 to PN3	AN8 to AN11	OFF	OFF	ON	OFE (	OFF	OFF	OFF	OFF	OFF	OFF	OFF
PN3	ADTRG	_	ON		⟨Ø(V		ON		ØŊ		ON	

ON : The buffer is always turned on. A current flows the input buffer if the input pin is not driven.


OFF: The buffer is always turned off.

- : No applicable

\*1 : Port having a pull-up/pull-down resistor.

\*2 : AIN input does not cause a current to flow through the buffer.

\*3 : It becomes an input port after reset and an input buffer turns on during reset at AM 0= 0 and AM1= 1.



# Output buffer state table (1/3)

Port name				Output buffer state  Output buffer state										
Port name    Port name   Port							•		110	^				
Port name							TIALL	Jiaic		STOP		STOP		
Port name										3101		3101		
DO to D7   DO to D7   OFF   DO to D7   OFF   DO to D7   OFF   DO to D7   DO to D7   OFF   ON OFF   ON OFF   ON OFF   ON OFF   OFF   OFF   ON OFF   ON OFF   ON OFF   OFF   ON OFF   ON OFF   OFF   OFF   ON OFF   ON OFF   OFF   ON OFF   ON OFF   ON OFF   OFF   ON OFF   OFF   ON	Port name		tate			IDL	.E2	IDLE	≣1					
DO to D7   DO to D7   OFF   DO to D7   OFF   DO to D7   OFF   DO to D7   DO to D7   OFF   ON OFF   ON OFF   ON OFF   ON OFF   OFF   OFF   ON OFF   ON OFF   ON OFF   OFF   ON OFF   ON OFF   OFF   OFF   ON OFF   ON OFF   OFF   ON OFF   ON OFF   ON OFF   OFF   ON OFF   OFF   ON	Port name		et s							≼DRVI	E> = 1	<drv< td=""><td>/E&gt; =0</td></drv<>	/E> =0	
DO to D7		Hamo	ese	_	0	_	0	_ \		/ <u>c</u> ))	0	_	0	
Doto D7			Ľ	ctio	put	ctio h	put	ctio	bur ety	oito d	put	ctio P	put	
Doto D7				fun set	nt in	fun set	t in	fun set	t in	fun set	rt in	fun set	nt in ort s	
P10 to P17				At	po	¥	√ od	At /	) }	¥	pc	¥	bo	
P60 to P67	D0 to D7	D0 to D7	OFF		-	ON	-	OFF	\-	OFF	-((	<b>QFF</b>	_	
P60 to P67		D8 to D15		by nal e.							74			
P60 to P67	P10 to P17		OFF	NC ter vrit		OFF	ON	OFF	ON	OFF	ON	OFF	OFF	
P71				0 8 >	ON			/ 5)		(	$\bigcirc$	~ ·		
P71	P60 to P67	A16 to A23	ON	ON	ON	ON	ON	ON	ON	ΔN-	ON	OFF	OFF	
P72         WRLU           P73         R/W           P74         SRWR           P75         SRLIB           P76         SRUB           P77         OFF           P80         CSO           ON         ON           P81         CSI           ON         ON           P82         CSZ           ON         ON           P84         CS4           ON         ON           P85         CS5/WDTOUT           P86         OFF           P90         SDWE           P91         SDRAS           P92         SDCAS           P93         SDLLDQM           P94         SDLUDGM           P95         SDCKE           P96         SDCKE           P97         OFF         ON           OFF         ON         OFF           ON         ON         ON           ON         ON         ON           ON         ON         ON           P91         SDCAS           P92         SDCAS           P93         SDCLDQM           P94			• • • • • • • • • • • • • • • • • • • •	0	<u> </u>			>	<u> </u>		16	7	<u> </u>	
P74         SRWR         OFF         ON         ON         ON         ON         ON         ON         ON         ON         OFF         OFF         OFF         OFF         OFF         OFF         ON						$\mathcal{L}$		~			\			
P74         SRWR         OFF         ON         ON         ON         ON         ON         ON         ON         ON         OFF         OFF         OFF         OFF         OFF         OFF         ON	P73						\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		_		)			
P75         SRLIB           P76         SRLUB           P77         — OFF         — ON         — ON         — ON         — ON         — OFF           P80         CS0         ON         — ON         — ON         — ON         — ON         — OFF           P81         CS1         ON			OFF	ON	ON	ON.	<b>ON</b>	ON	ON	\QN\	ON	OFF	OFF	
P76							$\supset$			))				
P77					$\mathcal{A}($		/							
P80		-	OFF	_	NO	\	ON	-	/QN	_	ON	_	OFF	
P82         CS2         ON           P83         CS3/SDCS         ON           P84         CS4         ON           P85         CS5/WDTOUT         ON           P86         OFF         ON           P87         BUSAK         OFF           P90         SDWE           P91         SDRAS           P92         SOCAS           P93         SDLLDQM           P94         SDLUDQM           P95         SDCLK           P96         SDCLK           PA0         O           PA0         O           PA1         TXD0           OFF         ON           ON         ON           ON         ON           ON         ON           ON         ON           ON         OFF           ON         ON           ON	P80	CS0				$\checkmark$			))					
P83	P81	CS1	ON	\										
P84	P82	CS2	ON		$\sim$		$\wedge$	~						
P84	P83	CS3/SDCS	ON	(QN	) ON	ON	QN	ON	ON	ON	ON	OFF	OFF	
P85	P84		ON				16							
P85	<b>D</b> 05		01/	$\langle \wedge \rangle$			77/							
P87   BUSAK   OFF   ON   ON   ON   ON   ON   ON   O	P85	WDTOUT	ON				$\nearrow$							
P90         SDWE           P91         SDRAS           P92         SDCAS           P93         SDLLDQM           P94         SDLUDQM           P95         SDCKE           P86         SDCLK           PA0         —           PA1         TXD0           PA2         SCLK0           PA3         —           PA4         TXD1           PX         ON           ON         ON <td>P86</td> <td>-//</td> <td>/</td> <td>-</td> <td></td> <td>(\\</td> <td></td> <td>-</td> <td>ON</td> <td>-</td> <td>ON</td> <td>-</td> <td>OFF</td>	P86	-//	/	-		(\\		-	ON	-	ON	-	OFF	
P91         \$\overline{SDRAS}\$           P92         \$\overline{SDCAS}\$           P93         \$\overline{SDLUDQM}\$           P94         \$\overline{SDLUDQM}\$           P95         \$\overline{SDCLK}\$           P96         \$\overline{SDCLK}\$           PA0         -           PA1         TXD0           PA2         \$\overline{SCLK0}\$           PA3         -           PA4         TXD1           PX         ON           ON         ON           ON <td>P87</td> <td>BUSAK</td> <td>OFF</td> <td>ON</td> <td>NO.</td> <td>ON</td> <td>ÓN</td> <td>ON</td> <td>ON</td> <td>On</td> <td>ON</td> <td>OFF</td> <td>OFF</td>	P87	BUSAK	OFF	ON	NO.	ON	ÓN	ON	ON	On	ON	OFF	OFF	
P92	P90	SDWE												
P92	P91	SDRAS		`				_[	אטטר.	_1:ON				
P94   SDLUDQM    P95   SDCKE   P96   SDCKE   P96   SDCKE   PA0   -   OFF   ON   OFF   ON   OFF   ON   OFF   ON   OFF   OFF   OFF   OFF   OFF   ON   ON	P92	SDCAS	۵					<u> </u>	- \DI\>	-1.ON				
P95         SDCKE           P96         SDCLK           PA0         OFF         OFF         ON	P93	SOLLDOM	ON	ON	ON	~		<p< td=""><td>XDR&gt;</td><td>=0:OFF</td><td></td><td></td><td></td></p<>	XDR>	=0:OFF				
P96         SDCLK           PA0         —         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF				$\mathcal{A}($										
PAO         OFF         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF         ON         OFF														
PAI TXDO OFF ON ON ON ON ON ON ON OFF OFF PA2 SCLKO OFF ON ON ON ON ON ON ON ON OFF OFF PA3 - OFF OFF ON OFF ON OFF ON OFF ON OFF ON OFF PA4 TXD1 OFF ON ON ON ON ON ON ON ON ON OFF OFF		SDCLK	(AFF		ON	OFF	ON	OFF	ON	OFF	ON	OFF I	055	
PA2 SCLKO OFF ON ON ON ON ON ON ON OFF OFF PA3 - OFF OFF ON OFF ON OFF ON OFF ON OFF OFF		TVDO												
PA3 - OFF OFF ON OFF ON OFF ON OFF OFF OFF OF	_	~												
PA4 TXD1 OFF ON ON ON ON ON ON ON OFF OFF		-												
		TXD1		_										
	PA5	SCLK1	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF	

Output buffer state table (2/3)

			Output buffer state											
						HALT			1					
				PU					STOP	12	STOP			
	Output	ate	-	ation ate	IDL	.E2	IDLE	≣1 _						
Port name	Function	Reset state					$\wedge$	((/	<drvi< td=""><td><u> </u></td><td>·DD\</td><td>/F: 0</td></drvi<>	<u> </u>	·DD\	/F: 0		
	name	set		I				///	<drvi< td=""><td>=&gt; = 1</td><td><dr\< td=""><td>/E&gt; =0</td></dr\<></td></drvi<>	=> = 1	<dr\< td=""><td>/E&gt; =0</td></dr\<>	/E> =0		
		Re	ion	t d	ion	ut tup	io (	E E	ion	ut tup	ion	ut tu p		
			functic setup	At input ort setu	functic setup	At input port setup	functionsetup	At input port setup	functic	At input	function setup	At input ort setup		
			At function setup	At input port setup	At function setup	At port	At function setup	AA	At function setup	At	At fu	At input port setup		
PC0	SO0/SDA0	OFF	ON	ON	ON	ON	QN	ŎN	ON	ÓÙ	OFF	OFF		
PC1	SCL0	OFF	ON	ON	ON	ON	ON	ON	ON /	-ÓN	OFF	OFF		
PC2	SCK0	OFF	ON	ON	ON	ON/	9N	ON_	ON(	ON /	-ŎFF	OFF		
PC3	SO1/SDA1	OFF	ON	ON	ON	QN	ÓŃ	ON	ÒЙ	ON/	0FF	OFF		
PC4	SCL1	OFF	ON	ON	ON (	ON	ON	ON	ON	_)γió_	ÓFF	OFF		
PC5	SCK1	OFF	ON	ON	ON	QN	ON	ON/	-ÓN	ØN.	OFF	OFF		
PD0	-	OFF	OFF	ON	QF/F	NO	OFF	ON	-OFF)	ON	OFF	OFF		
PD1	HSSO0	OFF	ON	ON	QN	OŇ	ON	, AQ	ØN/	ON	OFF	OFF		
PD2	HSCLK	OFF	ON	ON (	00	ØИ	ON	ON/	∆ON	ON	OFF	OFF		
PD3	-	OFF	OFF	ON	QFF	ON	OFF	QN	)ØFF	ON	OFF	OFF		
PD4	TXD2	OFF	ON	QN(	ØN	ON /	ON	140	ON	ON	OFF	OFF		
PD5	SCLK2	OFF	ON	OW	OÑ	OŅ ⟨	ON	/ ON	ON	ON	OFF	OFF		
PF0	-	OFF	OFF/	00/	ØFF	ON	QFF	) ØN	OFF	ON	OFF	OFF		
PF1	TA1OUT	OFF	ON	(ON)	ON	ON	\0\n	/ON	ON	ON	OFF	OFF		
PF2	_	OFF	OFF.	<b>8</b>	OFF	ON	OFF	ON	OFF	ON	OFF	OFF		
PF3	TA3OUT	OFF	/ØN	ON	ON	ON/	ON	ON	ON	ON	OFF	OFF		
PF4	-	OFF	ØFF	) DN	OFF	/ON/	OFF	ON	OFF	ON	OFF	OFF		
PF5	TA5OUT	OFF	<u> 140</u>	ON	ON	ÓW	ON	ON	ON	ON	OFF	OFF		
PF6	-	OFF(/	/Q/F/F	ON	OFF	/UO	OFF	ON	OFF	ON	OFF	OFF		
PJ0	TB0OUT0	QFF\\	ØŅ.	ON	ØN	) (NO.	ON	ON	ON	ON	OFF	OFF		
PJ1	TB0OUT/1	OFF	ÓN	QΝ	QN/	УØИ	ON	ON	ON	ON	OFF	OFF		
PJ2	ΤΒ1ΟΌΤΟ	ØF.	7 ON	ĎЙ	) O	/ØN	ON	ON	ON	ON	OFF	OFF		
PJ3	TB1OUT1	OFF	ON_	ON	) NO	ON	ON	ON	ON	ON	OFF	OFF		
PJ4	TB2OUT0/ TB4OUT0	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF		
PJ5	TB2OUT1/ TB4OUT1/	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF		
PJ6	TB3QUT0/ TB5QUT0	OFF	ON	ON	ON	ON	ON	ON	ON	ON	OFF	OFF		
PJ7	TB30UT1/ TB50UT1	OFF (	(S)	ON	ON	ON	ON	ON	ON	ON	OFF	OFF		
PK0 to PK7	-	(()					-							

Output buffer state table (3/3)

						Output	buffer sta	ate				
						HALT :	state		7			
Outpu Port name Function name		Reset state	CF Oper sta	ation	IDL	.E2	IDLE	<b>≣</b> 1 (	STOP <drv< td=""><td>E&gt; = 1</td><td>STOP <dr\< td=""><td>/E&gt; =0</td></dr\<></td></drv<>	E> = 1	STOP <dr\< td=""><td>/E&gt; =0</td></dr\<>	/E> =0
		Res	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup	At function setup	At input port setup
PL0	PG00	OFF	ON	ON	ON	ON	ØN	ŎN	ON	/ÚQ\	OFF	OFF
PL1	PG01/ TXD3	OFF	ON	ON	ON	ON	ON	ON	ON(	ON	0FF	OFF
PL2	PG02/ SCLK3	OFF	ON	ON	ON (	Q Z	ØN	ON	ÓN	ON	OFF	OFF
PL3	PG03/ TA7OUT	OFF	ON	ON	ON	ØN	ON	ON	ON	ØN	OFF	OFF
PL4	PG10	OFF	ON	ON	ON	ON	ON	ON	QN/	ON	OFF	OFF
PL5	PG11/ HSSO1	OFF	ON	ON	ON	ON	ON	(OX)	) ON	ON	OFF	OFF
PL6	PG12/ HSCLK1	OFF	ON	2	02)	ON/	ON	) 8	ON	ON	OFF	OFF
PL7	PG13	OFF	ON /	QN	ØN	OÑ	ON	ÒΝ	ON	ON	OFF	OFF
PM0 to PM7	_						7//	//				
PN0 to PN3	_		\			^	- `	/				

ON: The buffer is always turned on.

However, the output buffer of a specific terminal turns OFF at the time of bus release.

OFF: The buffer is always turned off.

- : No applicable

\*1 : Port having a pull-up/pull-down resistor.



### 3.5.1 Port 1 (P10 to P17)

Port1 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC. In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15). Moreover, with the combination of AM1 and AM0 shown below, Port1 is set as the following function after reset release.






Figure 3.5.1 Port 1



# 3.5.2 Port 6 (P60 to P67)

Port6 is 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC. In addition to functioning as a general-purpose I/O port, port6 can also function as an address bus (A16 to A23). Moreover, with the combination of AM1 and AM0 shown below, Port6 is set as the following function after reset release.



Port 6 register

P6 (0018H)

	7	6	5	4	3	2	1	0				
bit Symbol	P67	P66	P65	P64	P63	P62	∠ P61	P60				
Read/Write		RW										
After reset		Data from external port(Output latch register is cleared to "0")										

### Port 6 Control register

P6CR (001AH)

ı		7	6	5	4	3	2 \1	0
	bit Symbol	P67C	P66C	P65C	P64C	P63C	P62C P61C	P60C
)	Read/Write				V	٧		
	After reset	0	0	0	0	0 /	0 0	0
ı	Function	1			0:Input	1:Output		

# Port 6 Function register

P6FC (001BH)


	7	6	5	4 3	2	1 (0)					
bit Symbol	P67F	P66F	P65F	P64F P63F	P62F	P61F P60F					
Read/Write				W		$\nearrow$					
After reset	1	1	1	<1	1	<u>(1)</u>					
Function		0:Port 1;Address bus(A16 to A23)									

Figure 3.5.4 Port 6 register

Note) Read-modify-write is prohibited for P6CR, P6FC.


# 3.5.3 Port 7 (P71 to P77)

Port 71 to P77 is a 7-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC. Moreover, P71, P72 and P74 to P76 are ports with pull-up resistance. There is an external memory interface function in addition to a general-purpose I/O port function. P71 to P77 become




Note) When a terminal is set as WRLL, WRLU, SRWR, SRLLB, SRLUB and WAIT, at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

# (2) P73 (R/W)



Note) When a terminal is set as  $R/\overline{W}$ , at the time of bus release, an output buffer is not concerned with an output setup of control register P7CR, but is turned OFF.

# (3) P77( WAIT )



#### Port 7 register 6 P7 bit Symbol P77 P76 P75 P74 P73 P72 P71 (001CH) Read/Write R/W Data from external port(Output latch register is set to "1") After reset 0:Pull-up register OFF 0:Pull-up register OFF Function 1:Pull-up register ON 1:Pull-up register ON Port 7 Control register 7 6 5 4 2 3 1 P7CR P77C P76C P75C P74C P73C **P72C** P710 bit Symbol (001EH) W Read/Write 0 0 0 0 0 0 16 After reset 1: Output 0: Input

Port 7 Fu	nction	register
-----------	--------	----------

		7	6	5	<\(4\)	<b>3</b>	2	) 1	
P7FC	bit Symbol	P77F	P76F	P75F	P74F	P73F	/P72F, <	P71F	
(001FH)	Read/Write				w ((//				
	After reset	0	0	0	Ŏ	9	$\langle \rangle$	0	-
	E	0: Port	0: Port	0: Port	0: Port	Ø: Port	0: Port	0: Port	-
	Function	1: WAIT	1: SRLUB	1: SRLLB	1: SRWR	1: R/W	1: WRLU	1: WRLL	

Port 7 function setting

<p7xf></p7xf>	<p7xc></p7xc>	P77	(R76)	P75	P74	P73	P72	P71	
0	0	Input port	-						
0	1 _	Qutput port	Output port	-					
1	9/	WAIT	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	-
1	<b>\1</b> \	Reserved	7 SRLUB	SRLLB	SRWR	R/ W	WRLU	WRLL	-

Note 1) When using P71,P72 and P74 to P76 in input mode, built-in pull-up resistance is controlled by port7 register. When using it, making input mode of I/O mode intermingled, a Read-modigy-write is forbidden (When at least 1 bit of input terminals exists). A setup of built-in pull-up resistance may change according to the state of an input terminal.

Note 2) Read-modify-write is prohibited for P7CR and P7FC.

Note 3) In the case of a port function, about pull-up ON/OFF, it controls by the value of P7. When using it asafunction, it controls by the value of a function.

Figure 3.5.8 Port 7 register

### 3.5.4 Port 8 (P80 to P87)

P80 to P85 are a port only for outputs. P86 and P87 are general-purpose I/O ports.

There are the following functions in addition to an output and a general-purpose I/O port.

- The output function of a standard chip select signal (CSO, CS1, CS2, CS3, CS4, CS5).
- The output function of the chip select signal for SDRAM( SDCS ).
- The I/O function of a bus release function(BUSRQ, BUSAK).
- The output function of a watchdog timer( WDTOUT ).

These functions operate by setting the bit concerned of P8CR, P8FC and P8FC2 register. The value of each register of P8CR, P8FC, and P8FC2 is reset in "0" by the reset operation, P80 to P84 becomes an output port, P85 becomes WDTOUT output, and P86 and P87 become the input ports. Moreover, P82 is reset in "0" as for the output latch, and P80, P81, and P83 to P87 are set in "1".

(1)  $P80(\overline{CS0})$ ,  $P81(\overline{CS1})$ ,  $P84(\overline{CS4})$ 

P80, P81, and P84 function as standard chip select signal output (CS0, CS1, CS4) besides the output port function.





Figure 3.5.9 Port 8(P80,P81,P84)


# (2) P82( CS2 )

P82 functions as standard chip select signal output (  $\overline{\text{CS2}}$  ) besides the output port function.




(3) P83( <del>CS3</del> , <del>SDCS</del> )

P83 functions as standard chip selection signal output ( $\overline{\text{CS3}}$ ) and chip select signal output ( $\overline{\text{SDCS}}$ ) for SDRAM besides the output port function.




(4)P85( CS5 )

P85 functions as standard chip select signal output ( $\overline{\text{CS5}}$ ) and watchdog timer signal output ( $\overline{\text{WDTOUT}}$ ) besides the output port function.




(5)P86(BUSRQ)


P86 functions as input (BUSRQ) of the function of bus open besides the I/O port function.



(6)P87(BUSAK)

P87 functions as output (BUSAK) of the function of bus open besides the I/O port function.





Note 1) Read-modify-write is prohibited for P8CR, P8FC and P8FC2.

Note 2) Don't do "1" to P8<R82> register in the write before setting P82 to CS2 after releasing reset.

The period when (P8FC<P82F>=1) that sets the function register after the value of the output latch of P82 is made "1" (P8<P82>=1) and the output are not normally output exists and it is likely not to operate correctly.

Note 3) Use and set word instruction (LDW (P8FC),xxxxH) when you set P82 as  $\overline{\text{CS2}}$ .

Figure 3.5.15 Port 8 register

## 3.5.5 Port 9 (P90 to P96)


P90 to P96 are a port only for outputs.

There are the following functions in addition to an output port.


· The output function of a SDRAM controller

(SDWE, SDRAS, SDCAS, SDLLDQM, SDLUDQM, SDCKE, SDCLK).

These functions operate by setting the bit concerned of P9FC register. The value of P9FC<P95:P90 > is reset in "0" by the reset operation, and P95 to P90 becomes an output port. The value of P9FC<P96F > is set in "1", and P96 becomes SDCLK function output. Moreover, all bits of the output latch are set in "1". Port 9 can bitting set the output in HALT. It sets it by the P9DR register.



92CM27-88 2005-04-20



### Port 9 register

		7	6	5	4	3	2	1	0
P9 (0024H)	bit Symbol		P96	P95	P94	P93	P92	∕ P91	P90
	Read/Write					R/W			
	After reset		1	1	1	1	1		1

Port 9 Function register

P9FC (0027H)

ľ		7	6	5	4	3	\\2 \\	$\bigcirc$ 1	0
	bit Symbol		P96F	P95F	P94F	P93F	P92F	P91F	P90F
)	Read/Write					W		$\geq$	
	After reset		1	0	0	0		0	0
	Function		0:Port 1:SDCLK		0:Port 1:SDLUDQM	0:Port 1:SDLLDQM	0:Port 1: SDCAS	0:Port 1: SDRAS	0:Port 1: SDWE

Port 9 Drive register

P9DR (0025H)

	7	6	5	4 (	3	2	(X)	ÿ
bit Symbol		P96D	P95D	P94D	P93D	P92D /	→ P91D → P9	P90D
Read/Write				7( /	∖ R/W			
After reset		1	1	\ \X\	1	1	~\/	1
Function		0: The ir	nside of HAL	Tis high im	1: The inside	of HALT is als	so driven	

(The purpose of use and the usage)

- · This register sets up the state of each pin at the time of standby mode.
- Set the state of the pin expected before the "HALT" command as a register. CPU serves as enable, after executing a "HALT" command.
- It becomes effective in all the standby modes that have three kinds:(IDLE2,IDLE1, or STOP mode)
- The state of I/O is shown in the following tables.

OE	P9nD(	Output buffer	Input buffer
1	0 / \	)OFF	OFF
1	1	) ON	OPE

Note 1) OE means the output enable signal before the mode of the standby.

Note 2) "n" of P9nD means the bit number of PORT9.

Note) Read-modify-write is prohibited for R9FC

Figure 3.5.18 Port 9 register

## 3.5.6 Port A (PA0 to PA5)

Port A is an 6-bit general-purpose I/O port.

PA1 and PA4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 0(RXD0, TXD0, SCLK0/CTS0)
- The I/O function of the serial cannel 1(RXD1, TXD1, SCLK1/ \$\overline{c}\tauss).

These functions operate by setting the bit concerned of PACR, PAFC and PAFC2 register. All the bits of PACR, PAFC and PAFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

(1)PA0(RXD0),PA3 (RXD1)

PA0 and PA3 have a function as a RXD input of the serial channel 0 and 1 in addition to an I/O port.





Figure 3.5.19 Port A(PA0,PA3)

(2)PA1(TXD0),PA4 (TXD1)


PA1 and PA4 have a function as a TXD output of the serial channel 0 and 1 in addition to an I/O port.


Moreover, when using it as an TXD output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PAFC<PA1F,PA4F> and PACR<PA1C,PA4C> register.



(3)PA2(CTS0,SCLK0),PA5(CTS1,SCLK1)

PA2 and PA5 have a function as an  $\overline{\text{CTS}}$  input or SCLK I/O in addition to the I/O port.





Note 1) Read-modify-write is prohibited for PACR, PAFC and PAFC2.

Note 2) RXD0/1, SCLK0/1, CTS0 and CTS1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.

Note 3) PA1 and PA4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.22 Port A register

#### 3.5.7 Port C(PC0 to PC5)

Port C is an 6-bit general-purpose I/O port.

PC0, PC1, PC3 and PC4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial bus interface 0(SO0/SDA0, SI0/SCL0/SCK0).
- The I/O function of the serial bus interface 1(SO1/SDA1, SI1/SCL1, SCK1).

These functions operate by setting the bit concerned of PCCR, PCFC and PCFC2 register. All the bits of PCCR, PCFC and PCFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".

# (1)PC0(SO0/SDA0),PC3 (SO1/SDA1)

PC0 and PC3 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.

Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC0F,PC3F> and PCCR<PC0C,PC3C> register.





Figure 3.5.23 Port C(PC0,PC3)

92CM27-95 2005-04-20


(2)PC1(SI0/SCL0),PC4 (SI1/SCL1)


PC1 and PC4 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port. Moreover, when using it as an output of the serial bus interfaces 0 and 1, the output buffer has the open drain function in which a program is possible. An open drain function can be set up by the PCFC<PC1F,PC4F> and PCCR<PC1C,PC4C> register.



(3)PC2(SCK0),PC5 (SCK1)

PC2 and PC5 have a function as I/O of the serial bus interface 0 and 1 in addition to an I/O port.





		3						
<pcxf2></pcxf2>	<pcxf></pcxf>	<pcxc></pcxc>	PC5 <	// PC4	P©3	PC2	PC1	PC0
0	0	/_0	Input port	Input port	Input port	Input port	Input port	Input port
0	0		Output port	Output port	Output port	Output port	Output port	Output port
0	1	0	SCK1 input	SI1 input	SO1 output(O.D Dis)	SCK0 input	SI0 input	SO0 output(O.D Dis)
0	1	1	SCK1 output	SCL1 I/O(Q.D Dis)	SDA1 I/O(O.D Dis)	SCK0 output	SCL0 I/O(O.D Dis)	SDA0 I/O(O.D Dis)
1	\Q\/	<sup>&gt;</sup> 0		Reserved	Reserved		Reserved	Reserved
1	0\^	5		/Reserved	Reserved		Reserved	Reserved
1	1	)		Reserved	SO1 output(O.D Ena)		Reserved	SO0 出力(O.D Ena)
$\triangle$ 1	((1	) 1		SCL1 I/O(Q.D Ena)	SDA1 I/O(O.D Ena)		SCL0 I/O(O.D Ena)	SDA0 I/O(O.D Ena)
1 1 1	->.4	0 0 1	50m 50mpan	Reserved Reserved	Reserved Reserved SO1 output(O.D Ena)		Reserved Reserved	Reserve Reserve SO0 出力(O.D

Note 1) Read-modify-write is prohibited for PCCR, PCFC and PCFC2.

Note 2) SDA0/1, SCL0/1, SI0/1 and SCK0/1 input are inputted into the serial bus interface 0 and 1 irrespective of a functional setup of a port.

Note 3) PC0, PC1, PC3 and PC4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.26 Port C register

# 3.5.8 Port D(PD0 to PD5)


Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/ CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".








Figure 3.5.29 Port D(PD4)





Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

## 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



#### Port F register 6 5 3 0 PF bit Symbol PF6 PF5 PF4 PF3 PF2 PF1 PF0 (003CH) Read/Write R/W After reset Data from external port(Output latch register is set to "1") Port F Control register 6 3 2 0 PF5C **PFCR** PF6C PF4C PF3C PF2¢ PF1C PF0C bit Symbol (003EH) Read/Write W 0 0 0 Ò 0 0 After reset 0 Refer to following table Port F Function register 6 3√ 2 0 PF6F PF5F PF4F PF2F PF1F PF3F PFQF PFFC bit Symbol (003FH) Read/Write W 0 0 Ø 0 0 After reset Refer to following table Function Port F Function register 2 4 6 0 PF6F2 RF4F2 PFFC2 bit Symbol PF2F2 PF0F2 (003DH) Read/Write W Ŵ (W W 0 'Q 0 0 After reset Refer to Refer to Refer to Refer to **Function** following following following following

table

table

table

Port F function setting

					1				
<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	PF5	PF4	RF3	PF2	PF1	PF0
0	0	0	Input port						
0	0	1 /	Output port						
0	1	9//	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TA0IN
0	1	(1<	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	\	Reserved		Reserved		Reserved
1	0	1	Reserved		Reserved	$\geq$	Reserved		Reserved
1	1_	$\nearrow$ 0	INT3		INT2		INT1		INT0
1	1		Reserved		Reserved		Reserved		Reserved

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

table

Note 2) TAQIN, TAZIN, TAXIN and TAGIN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register


## 3.5.10 Port J (PJ0 to PJ7)


Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port.





#### Port J register

		7	6	5	4	3	2	1	0				
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0				
(004CH)	Read/Write				R/	W	•						
	After reset		Dat	ta from exter	nal port(Outp	out latch regis	ster is set to	"1")					
				Port J	Control regis	ster			7				
		7	6	5	4	3	2 /	$\sum_{i}$	0				
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	∠PJ2¢ (	//Ps/1C	PJ0C				
(004EH)	Read/Write		W										
	After reset		0										
Refer to following table													
				Port J F	Function regi	ster		/					
		7	6	5	4	3⁄√/	2	1	$\sqrt{(0)}$				
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F (	PJQF				
(004FH)	Read/Write				V	N( 7/ \		6					
	After reset	0	0	0	0	( \ ( Ø )	0 <	0	9				
1	Function				Refer to fol	lowing table			4(//				
	Port J Function register 2												
		7	6	5	<4	> 3	2	<u>(1)</u>	0				
					- /-/	_		$\sim$					
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	_RJ4F2\			$\sim$					

Refer to following table

0/

Port J function setting

After reset Function 0

I	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4 <sub>∕</sub>	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port	Input port
	0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port	Output port
ſ	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
ĺ	0	1	1/	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
ĺ	1	0	/0/	Reserved	Reserved	Reserved	Reserved				
ĺ	1	0	1	Reserved	Reserved	Reserved	Reserved				
I	1	1	0	Reserved	Reserved	Reserved	Reserved				
I	1	1	1	TB50UT1	TB5OUT0	TB4OUT1	TB4OUT0				
-											

0

Note ) Read-modify-write is prohibited for PJCR, PJFC and PJFC2.

Figure 3,5.37 Port J register


## 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Port K i	reaister
----------	----------

		7	6	5	4	3	2	1	0			
PK	bit Symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0			
(0050H)	Read/Write		R									
	After reset	Data from external port										
									<del></del>			

#### Port K Function register

PKFC (0053H)

		7	6	5	4	3	2	0				
	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F(	PK0F				
H)	Read/Write		W									
	After reset	0	0	0	0	0	0	0				
	Function		Refer to following table									

Port K Function register 2

		7	6	5	4	3⁄√ \	2>	1 (0)
PKFC2	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F PK0F
(0051H)	Read/Write				V	V( / / / \		
	After reset	0	0	0	0	(VØ )	0 <	0
	Function	rion Refer to following table						

### Port K function setting

<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	PK6	PK5	PK4	PK3	PK2 /	⊃₽Ķ1~	PK0
0	0	Input port							
0	1	TB3IN1	TB3IN0	TB2IN1	TB2INQ	TB1IN1	TB1IN0	TB0IN1	TB0IN0
1	0	Reserved							
1	1	INTB	INTA	INT9	INT8	INT7	HNT6	INT5	INT4


Note 1) Read-modify-write is prohibited for RKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT

release for details.



## 3.5.12 Port L (PL0 to PL7)


Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTŞ3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSØ1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port.






Figure 3.5.42 Port L(PL2)






Figure 3.5.44 Port L(PL5,PL6)





Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

H\$CLK1

Reserved

Reserved

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

HSSO<sub>1</sub>

Reserved

Reserved

Reserved

Reserved

Reserved

SCLK3

Reserved

Reserved

(O.D Dis)

TXD3

Reserved

(O.D Ena)

Reserved

Reserved

TA7OUT

- Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.
- Note 4) PL1 does not have a register for 3-state/open drain setup.

0

1

0

1

1

1

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

Reserved

Reserved

Reserved

# 3.5.8 Port D(PD0 to PD5)


Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/ CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".








Figure 3.5.29 Port D(PD4)





Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

## 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



#### Port F register 6 5 3 0 PF bit Symbol PF6 PF5 PF4 PF3 PF2 PF1 PF0 (003CH) Read/Write R/W After reset Data from external port(Output latch register is set to "1") Port F Control register 6 3 2 0 PF5C **PFCR** PF6C PF4C PF3C PF2¢ PF1C PF0C bit Symbol (003EH) Read/Write W 0 0 0 Ò 0 0 After reset 0 Refer to following table Port F Function register 6 3√ 2 0 PF6F PF5F PF4F PF2F PF1F PF3F PFQF PFFC bit Symbol (003FH) Read/Write W 0 0 Ø 0 0 After reset Refer to following table Function Port F Function register 2 4 6 0 PF6F2 RF4F2 PFFC2 bit Symbol PF2F2 PF0F2 (003DH) Read/Write W Ŵ (W W 0 'Q 0 0 After reset Refer to Refer to Refer to Refer to **Function** following following following following table table table table

Port F function setting

<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	PF5	PF4	RF3	PF2	PF1	PF0
0	0	0	Input port						
0	0	1 /	Output port						
0	1	9//	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TAOIN
0	1	(1<	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	\	Reserved		Reserved		Reserved
1	0	1	Reserved		Reserved	$\geq$	Reserved		Reserved
1	1_	$\nearrow$ 0	INT3		INŢ2		INT1		INT0
1	1		Reserved		Reserved		Reserved		Reserved

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

Note 2) TAQIN, TAZIN, TAXIN and TAGIN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register


# 3.5.10 Port J (PJ0 to PJ7)


Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port.





### Port J register

		7	6	5	4	3	2	1	0			
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0			
(004CH)	Read/Write				R/	W	•					
	After reset		Dat	ta from exter	nal port(Outp	out latch regis	ster is set to	"1")				
				Port J	Control regis	ster			7			
		7	6	5	4	3	2 /	$\sum_{i}$	0			
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	∠PJ2¢ (	//Ps/1C	PJ0C			
(004EH)	Read/Write		W									
	After reset				(	0		$\overline{}$				
			Refer to following table									
				Port J F	Function regi	ster		/				
		7	6	5	4	3⁄√/	2	1	$\sqrt{(0)}$			
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F (	PJQF			
(004FH)	Read/Write				V	N( 7/ \		6				
	After reset	0	0	0	0	( \ ( Ø )	0 <	0	9			
1	Function				Refer to fol	lowing table			4(//			
	Port J Function register 2											
		7	6	5	<4	> 3	2	<u>(1)</u>	0			
					- /-/	_		$\sim$				
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	_RJ4F2\			$\sim$				

Refer to following table

0/

Port J function setting

After reset Function 0

I	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4 <sub>∕</sub>	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port	Input port
	0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port	Output port
ſ	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
ĺ	0	1	1/	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
ĺ	1	0	/0/	Reserved	Reserved	Reserved	Reserved				
ĺ	1	0	1	Reserved	Reserved	Reserved	Reserved				
I	1	1	0	Reserved	Reserved	Reserved	Reserved				
I	1	1	1	TB50UT1	TB5OUT0	TB4OUT1	TB4OUT0				
-											

0

Note ) Read-modify-write is prohibited for PJCR, PJFC and PJFC2.

Figure 3,5.37 Port J register


# 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Port K i	reaister
----------	----------

		7	6	5	4	3	2	1	0	
PK	bit Symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0	
(0050H)	Read/Write		•		F	₹				
	After reset	Data from external port								
									<del></del>	

#### Port K Function register

PKFC (0053H)

		7	6	5	4	3	2	0
	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F(	PK0F
H)	Read/Write				V	V		
	After reset	0	0	0	0	0	0	0
	Function				Refer to foll	owing table		

Port K Function register 2

		7	6	5	4	3⁄√ \	2>	1 (0)
PKFC2	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F PK0F
(0051H)	Read/Write				V	V( / / / \		
	After reset	0	0	0	0	(VØ )	0 <	0
	Function				Refer to foll	owing table		

### Port K function setting

<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	PK6	PK5	PK4	PK3	PK2 /	⊃₽Ķ1~	PK0
0	0	Input port							
0	1	TB3IN1	TB3IN0	TB2IN1	TB2INQ	TB1IN1	TB1IN0	TB0IN1	TB0IN0
1	0	Reserved							
1	1	INTB	INTA	INT9	INT8	INT7	HNT6	INT5	INT4

Note 1) Read-modify-write is prohibited for RKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT

release for details.



# 3.5.12 Port L (PL0 to PL7)


Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTŞ3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSØ1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port.






Figure 3.5.42 Port L(PL2)






Figure 3.5.44 Port L(PL5,PL6)





Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

H\$CLK1

Reserved

Reserved

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

HSSO<sub>1</sub>

Reserved

Reserved

Reserved

Reserved

Reserved

SCLK3

Reserved

Reserved

(O.D Dis)

TXD3

Reserved

(O.D Ena)

Reserved

Reserved

TA7OUT

- Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.
- Note 4) PL1 does not have a register for 3-state/open drain setup.

0

1

0

1

1

1

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

Reserved

Reserved

Reserved

# 3.5.8 Port D(PD0 to PD5)


Port D is an 6-bit general-purpose I/O port.

PD4 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The I/O function of the serial cannel 2(RXD2, TXD2, SCLK2/ CTS2)
- The I/O function of the high speed channel 0(HSSI0, HSSO0, HSCLK0)

These functions operate by setting the bit concerned of PDCR, PDFC and PDFC2 register. All the bits of PDCR, PDFC and PDFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".








Figure 3.5.29 Port D(PD4)





Note 1) Read-modify-write is prohibited for PDCR, PDFC and PDFC2.

Note 2) RXD2, SCLK2 and CTS2 input are inputted into the serial bus interface 0 irrespective of a functional setup of a port.

Note 3) HSSI0 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.

Note 4) PD4 do not have a register for 3-state/open drain setup.

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.31 Port D register

# 3.5.9 Port F (PF0 to PF6)

Port F is an 7-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The input function of 8-bit timer 0(TA0IN)
- The output function of 8-bit timer 1(TA1OUT)
- The input function of 8-bit timer 2(TA2IN)
- The output function of 8-bit timer 3(TA3OUT)
- The input function of 8-bit timer 4(TA4IN)
- The output function of 8-bit timer 5(TA5OUT)
- The input function of 8-bit timer 6(TA6IN)
- The input function of external interrupt(INT0 to INT3)

These functions operate by setting the bit concerned of PFCR, PFFC and PFFC2 register. All the bits of PFCR, PFFC and PFFC2 are cleared to "0" by the reset action, and all bits serve as an input port. Moreover, the output latch of all bit is set to "1".





Figure 3.5.32 Port F(PF0,PF2,PF4,PF6)



#### Port F register 6 5 3 0 PF bit Symbol PF6 PF5 PF4 PF3 PF2 PF1 PF0 (003CH) Read/Write R/W After reset Data from external port(Output latch register is set to "1") Port F Control register 6 3 2 0 PF5C **PFCR** PF6C PF4C PF3C PF2¢ PF1C PF0C bit Symbol (003EH) Read/Write W 0 0 0 Ò 0 0 After reset 0 Refer to following table Port F Function register 6 3√ 2 0 PF6F PF5F PF4F PF2F PF1F PF3F PFQF PFFC bit Symbol (003FH) Read/Write W 0 0 Ø 0 0 After reset Refer to following table Function Port F Function register 2 4 6 0 PF6F2 RF4F2 PFFC2 bit Symbol PF2F2 PF0F2 (003DH) Read/Write W Ŵ (W W 0 'Q 0 0 After reset Refer to Refer to Refer to Refer to **Function** following following following following

table

table

table

Port F function setting

					1				
<pfx2></pfx2>	<pfxf></pfxf>	<pfxc></pfxc>	PF6	PF5	PF4	RF3	PF2	PF1	PF0
0	0	0	Input port						
0	0	1 /	Output port						
0	1	9//	TA6IN	Reserved	TA4IN	Reserved	TA2IN	Reserved	TA0IN
0	1	(1<	Reserved	TA5OUT	Reserved	TA3OUT	Reserved	TA1OUT	Reserved
1	0	0	Reserved	\	Reserved		Reserved		Reserved
1	0	1	Reserved		Reserved	$\geq$	Reserved		Reserved
1	1_	$\nearrow$ 0	INT3		INT2		INT1		INT0
1	1		Reserved		Reserved		Reserved		Reserved

Note 1) Read-modify-write is prohibited for PFCR, PFFC and PFFC2.

table

Note 2) TAQIN, TAZIN, TAXIN and TAGIN input is inputted into the 8-bit timer TMRA0 to TMRA6 irrespective of a functional setup of a port.

Figure 3.5.34 Port F register


# 3.5.10 Port J (PJ0 to PJ7)


Port J is an 8-bit general-purpose I/O port.

There are the following functions in addition to an I/O port.

- The output function of 16-bit timer 0(TB0OUT0, TB0OUT1)
- The output function of 16-bit timer 1(TB1OUT0, TB1OUT1)
- The output function of 16-bit timer 2(TB2OUT0, TB2OUT1)
- The output function of 16-bit timer 3(TB3OUT0, TB3OUT1)
- The output function of 16-bit timer 4(TB4OUT0, TB4OUT1)
- The output function of 16-bit timer 5(TB5OUT0, TB5OUT1)

These functions operate by setting the bit concerned of PJCR, PJFC and PJFC2 register. All the bits of PJCR, PJFC and PJFC2 are cleared to "0" by the reset action, and all bits serve as an input port.





### Port J register

		7	6	5	4	3	2	1	0			
PJ	bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0			
(004CH)	Read/Write				R/	W	•					
	After reset		Dat	ta from exter	nal port(Outp	out latch regis	ster is set to	"1")				
				Port J	Control regis	ster			7			
		7	6	5	4	3	2 /	$\sum_{i}$	0			
PJCR	bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	∠PJ2¢ (	//Ps/1C	PJ0C			
(004EH)	Read/Write		W									
	After reset				(	0		$\overline{}$				
			Refer to following table									
				Port J F	Function regi	ster		/				
		7	6	5	4	3⁄√/	2	1	$\sqrt{(0)}$			
PJFC	bit Symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F (	PJQF			
(004FH)	Read/Write				V	N( 7/ \		6				
	After reset	0	0	0	0	( \ ( Ø )	0 <	0	9			
1	Function				Refer to fol	lowing table			4(//			
	Port J Function register 2											
		7	6	5	<4	> 3	2	<u>(1)</u>	0			
					- /-/	_		$\sim$				
PJFC2	bit Symbol	PJ7F2	PJ6F2	PJ5F2	_RJ4F2\			$\sim$				

Refer to following table

0/

Port J function setting

After reset Function 0

I	<pjx2></pjx2>	<pjxf></pjxf>	<pjxc></pjxc>	PJ7	PJ6	PJ5	PJ4 <sub>∕</sub>	PJ3	PJ2	PJ1	PJ0
	0	0	0	Input port	Input port	Input port	Input port	Input port	Input port	Input port	Input port
	0	0	1	Output port	Output port	Output port	Output port	Output port	Output port	Output port	Output port
ſ	0	1	0	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
ĺ	0	1	1/	TB3OUT1	TB3OUT0	TB2OUT1	TB2OUT0	TB1OUT1	TB1OUT0	TB0OUT1	TB0OUT0
ĺ	1	0	/0/	Reserved	Reserved	Reserved	Reserved				
ĺ	1	0	1	Reserved	Reserved	Reserved	Reserved				
I	1	1	0	Reserved	Reserved	Reserved	Reserved				
I	1	1	1	TB50UT1	TB5OUT0	TB4OUT1	TB4OUT0				
-											

0

Note ) Read-modify-write is prohibited for PJCR, PJFC and PJFC2.

Figure 3,5.37 Port J register


# 3.5.11 Port K (PK0 to PK7)

Port K are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of 16-bit timer 0(TB0IN0, TB0IN1)
- The input function of 16-bit timer 1(TB1IN0, TB1IN1)
- The input function of 16-bit timer 2(TB2IN0, TB2IN1)
- The input function of 16-bit timer 3(TB3IN0, TB3IN1)
- The input function of external interrupt(INT4 to INTB)

These functions operate by setting the bit concerned of PKFC and PKFC2 register. All the bits of PKFC and PKFC2 are cleared to "0" by the reset action, and all bits serve as an input port.



Port K i	reaister
----------	----------

		7	6	5	4	3	2	1	0	
PK	bit Symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0	
(0050H)	Read/Write		•		F	₹				
	After reset	Data from external port								
									<del></del>	

#### Port K Function register

PKFC (0053H)

		7	6	5	4	3	2	0	
	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F(	PK0F	
H) Read/Write W									
	After reset	0	0	0	0	0	0	0	
	Function	Refer to following table							

Port K Function register 2

		7	6	5	4	3⁄√ \	2>	1 (0)
PKFC2	bit Symbol	PK7F	PK6F	PK5F	PK4F	PK3F	PK2F	PK1F PK0F
(0051H)	Read/Write				V	V( / / / \		
	After reset	0	0	0	0	(VØ )	0 <	0
	Function				Refer to foll	owing table		

### Port K function setting

<pkxf2></pkxf2>	<pkxf></pkxf>	PK7	PK6	PK5	PK4	PK3	PK2 /	⊃₽Ķ1~	PK0
0	0	Input port							
0	1	TB3IN1	TB3IN0	TB2IN1	TB2INQ	TB1IN1	TB1IN0	TB0IN1	TB0IN0
1	0	Reserved							
1	1	INTB	INTA	INT9	INT8	INT7	HNT6	INT5	INT4

Note 1) Read-modify-write is prohibited for RKFC and PKFC2.

Note 2) TB0IN0/1, TB1IN0/1, TB2IN0/1 and TB3IN0/1 input is inputted into the 8-bit timer TMRB0 to TMRB3 irrespective of a functional setup of a port.

Note 3) In setting (TB0IN0 to TB3IN1) of setting (INT4 to INTB) of <PKxF2>=1 and <PKxF>=1 and <PKxF2>=0 and <PKxF>=1, the operation of the HALT release is different.

Refer to Table 3.3.6 HALT release source of 3.3.6 standby control part and the operation of the HALT

release for details.



# 3.5.12 Port L (PL0 to PL7)


Port L is an 8-bit general-purpose I/O port.

PL1 can be set as an open drain output.

There are the following functions in addition to an I/O port.

- The output function of pattern generator 0(PG00 to PG03)
- The output function of pattern generator 1(PG10 to PG13)
- The I/O function of the serial cannel 3(RXD3, TXD3, SCLK3/ CTŞ3)
- The output function of 8-bit timer 7(TA7OUT)
- The I/O function of the high speed channel 1(HSSI1, HSSØ1, HSCLK1)

These functions operate by setting the bit concerned of PLCR, PLFC and PLFC2 register. All the bits of PLCR, PLFC and PLFC2 are cleared to "0" by the reset action, and all bits serve as an input port.






Figure 3.5.42 Port L(PL2)






Figure 3.5.44 Port L(PL5,PL6)





Note 1) Read-modify-write is prohibited for PLCR, PLFC and PLFC2.

H\$CLK1

Reserved

Reserved

Note 2) RXD3, SCLK3 and CTS3 input are inputted into the serial bus interface 3 irrespective of a functional setup of a port.

HSSO<sub>1</sub>

Reserved

Reserved

Reserved

Reserved

Reserved

SCLK3

Reserved

Reserved

(O.D Dis)

TXD3

Reserved

(O.D Ena)

Reserved

Reserved

TA7OUT

- Note 3) HSSI1 input are inputted into the high speed serial channel 0 irrespective of a functional setup of a port.
- Note 4) PL1 does not have a register for 3-state/open drain setup.

0

1

0

1

1

1

Moreover, there is no open drain function at the time of an output port.

Figure 3.5.46 Port L register

Reserved

Reserved

Reserved


# 3.5.13 Port M (PM0 to PM7)

Port M are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN0 to AN7)
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PMFC and KtEN register. PMFC is set in "1", is reset KIEN in "0" by the reset operation, and all bits become analog inputs.



### Port M register

PM (0058H)

	7	6	5	4	3	2	1	0
bit Symbol	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
Read/Write				F	₹			
After reset	Data from external port							

Note) The input channel selection of the A/D converter is set by A/D converter mode register ADMOD1,

Port M Function register

PMFC (005BH)

		7	6	5	4	3	2 \1	0		
bi	it Symbol	PM7F	PM6F	PM5F	PM4F	PM3F	PM2F PM1F	PM0F		
) R	ead/Write		w							
A	fter reset	1	1	1	1	1 _	1	1		
			0: Input port/Key input 1: Analog input							

Key input Enable register

KIEN (009EH)

		7	6	5	4	(\sqrt{3})	2 〈	) 1	)) (0
ı	bit Symbol	KI7EN	KI6EN	KI5EN	KI4EN	K13EN	KI2EN	K[1EN]	KIOEN
H)	Read/Write				( v	V \			
	After reset	0	0	0	(Ø)	)O	0	6	0
		KI7 input	KI6 input	KI5 input	KI4 input	KI3 input	KI2 input	KI1 input	KI0 input
		0: Disable	0: Disable	0: Disable/	0: Disable				
		1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable	1: Enable

Key input Control register

KICR (009FH)

		7	6	5	√ 4	3	)2)	1	0
R	bit Symbol	KI7EDGE	KI6EDGE	KI5EDGE	KI4EDGE	KI3EDGE	K12EDGE	KI1EDGE	KI0EDGE
FH)	Read/Write				V	V <sub>^</sub>	<u> </u>		
	After reset	0	0(	<b>√</b> 0	0	//0	0	0	0
		KI7 edge	KI6 edge	K15 edge	KI4 edge	KI3 edge	KI2 edge	KI1 edge	KI0 edge
		0: Rising	0: Rising	0: Rising	0: Rişing	0: Rising	0: Rising	0: Rising	0: Rising
		1: Falling	1: Falling	1: Falling	1: Falling				

Note) Read-modify-write is prohibited for PMEC, KIEN and KICR.

Figure 3.5.48 Port M register


# 3.5.14 Port N(PN0 to PN3)

Port N are a port only for inputs.

There are the following functions in addition to an input port.

- The input function of A/D converter(AN8 to AN10, AN11/ ADTRG )
- The input function of Key input(KI0 to KI7)

These functions operate by setting the bit concerned of PNFC and KIEN register. PNFC is set in "1" by the reset operation, and all bits become analog inputs.





		7	6	5	4	3	2	<u>,</u> 1	0	
PN	bit Symbol					PN3	PN2	PN1	PN0	
(005CH)	Read/Write						F	7		
	After reset					Data from external port				


Note) The input channel selection of the A/D converter is set by A/D converter mode register ADMOD1.

Moreover, the setting of AD trigger (ADTRG) input permission is set by ADMOD2<ADTRGE>.

Port N Function register

		7	6	5	4	3	((2)	<b>\rightarrow</b> 1	0
PNFC	bit Symbol					PN3F	PN2F	PN1F	PN0F
(005FH)	Read/Write						// /	N	
	After reset					1	1	1 💉	(1)
						$\bigcirc$	: Input port	1: Analog inp	bit \

Note) Read-modify-write is prohibited for PNFC.



# 3.6 Memory Controller

#### 3.6.1 Functions

TMP92CM27 has a memory controller with a variable 6-block address area that controls as follows.

(1) 6-block address area support

Specifies a start address and a block size for 6-block address area (block 0 to 5).

• SRAM or ROM: All CS blocks (CS0 to CS5) are supported.

• SDRAM : Only CS3 blocks are supported.

• Page ROM : Only CS2 blocks are supported.

(2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.

(3) Data bus width selection

Whether 8 bits, 16 bits is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and WAIT input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in 6 mode mentioned below.

0 waits, 1 wait,

2 waits, 3 waits, 4 waits

N waits (controls with WAIT pin)

### 3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the after reset release state and necessary settings.

(1) Control register

The control registers of the memory controller are follows and Table 3.6.1 and Table 3.6.2.

• Control register: BnCSH/BnCSL (n = 0 to 5, EX)

Sets the basic functions of the memory controller; the memory type that is connected, the number of waits whish is read and written.

Memory start address register: MSARn (n = 0 to 5)
 Sets a start address in the selected address areas.

Memory address mask register: MAMR (n = 0 to 5)
 Sets a block size in the selected address areas.

 Page ROM control register: PMEMCR Sets method of accessing page ROM.

Table 3.6.1 Control Register

			10	3DIC 3.0.1 V	Sontroi Reg	gister			
		7	6	5	4	3	2	1	0
B0CSL	Bit symbol		B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
(0140H)	Read/Write			W				W	
	After reset		0	1	0		0 /	1	0
B0CSH	Bit symbol	B0E	_	_	B0REC	B0OM1	ВООМО \	B0BU\$1	B0BUS0
(0141H)	Read/Write				V	N			
	After reset	0	0 (Note)	0 (Note)	0	0 ^	(0//		0
MAMR0 (0142H)	Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15_	M0V14 to M0V9	M0V8
	Read/Write				R	w (			
	After reset	1	1	1	1	1	$\mathcal{A}$	1	1
MSAR0	Bit symbol	M0S23	M0S22	M0S21	M0S20	MØ\$19	M0S18	M0S17	M0S16
(0143H)	Read/Write				R	w < \	$\searrow$	11	
	After reset	1	1	1	1	1	1	1	1
B1CSL	Bit symbol		B1WW2	B1WW1	B1WW0	7/A	B1WR2	B1WR1	B1WR0
(0144H)	Read/Write			W	\		$\Diamond$	W//	$\bigcirc$
	After reset		0	1	0		0	140	// 0
B1CSH	Bit symbol	B1E	-	-	B1REC	B10M1	B1OM0	B1BUS1	B1BUS0
(0145H)	Read/Write				4 //	Ņ			
	After reset	0	0 (Note)	0 (Note)	VQ )	0	0	// 0	0
MAMR1 (0146H)	Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	(M1V16)	M1V15 to M1V9	M1V8
	Read/Write			7	\ R	W			
	After reset	1	1	7	1 /	(/ 1	1	1	1
MSAR1	Bit symbol	M1S23	M1S22 /	M1S21	M1S20	M1\$19	M1S18	M1S17	M1S16
(0147H)	Read/Write				R	w \\	//		
	After reset	1	1		1	1	1	1	1
B2CSL	Bit symbol		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
(0148H)	Read/Write			)				W	
	After reset	$\sqrt{}$	$\bigcirc$	1	0	$\Rightarrow$	0	1	0
B2CSH	Bit symbol	B2E	B2M	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
(0149H)	Read/Write				$\bigcirc$	Ň			
	After reset/	( 1) —	0	0 (Note)	V/o))	0	0	0	0
MAMR2	Bit symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
(014AH)	Read/Write				R	W			
	After reset	1 💙	1	1	1	1	1	1	1
MSAR2	Bit symbol	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
(014BH)	Read/Write	$\Delta$	^		R	W	T	1	
	After reset	<u></u> 1	1 (	1	1	1	1	1	1
B3CSL	Bit symbol		B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
(014CH)	Read/Write			> w	T			W	
	After reset		( 0 )	1	0		0	1	0
B3CSH	Bit symbol	B3E		_	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
(014DH)	Read/Write				<u> </u>	N	T	1	
	After reset	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR3	Bit symbol	M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
(014EH)	Read/Write	-				W	Γ	1	
	After reset	1	1	1	1	1	1	1	1
MSAR3	Bit symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
(014FH)	Read/Write				R/	W	r	1	
	After reset	1	1	1	1	1	1	1	1

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL and BnCSH (n = 0 to 3) registers.

Table 3.6.2 Control Register

		7	6	5	4	3	2	1	0			
B4CSL	Bit symbol		B4WW2	B4WW1	B4WW0		B4WR2	B4WR1	B4WR0			
(0150H)	Read/Write			W				W				
	After reset		0	1	0		0	1	0			
B4CSH	Bit symbol	B4E	B4M	-	B4REC	B4OM1	B4OM0	B4BUS1	B4BUS0			
(0151H)	Read/Write				٧	V		( ) Y				
	After reset	0	0 (Note)	0 (Note)	0	0			0			
MAMR4	Bit symbol	M4V22	M4V21	M4V20	M4V19	M4V18	M4V17 <	M4V16	M4V15			
(0152H)	Read/Write		RW									
	After reset	1	1	1	1	1 (		1	1			
MSAR4	Bit symbol	M4S23	M4S22	M4S21	M4S20	M4S19	M4S18	M4S17	M4S16			
(0153H)	Read/Write				R/	W						
	After reset	1	1	1	1	(1)	1	1(	1			
B5CSL	Bit symbol		B5WW2	B5WW1	B5WW0	A.A.	B5WR2	B5WR1	B5WR0			
(0154H)	Read/Write			W				4				
	After reset		0	1	0 ((	77A	0	$(\bigcirc)$	0			
B5CSH	Bit symbol	B5E	ı	ı	B5REC	B50M1	B5OM0	B5BUS1	) B5BUS0			
(0155H)	Read/Write	W										
	After reset	0	0 (Note)	0 (Note)	0	∨ 0	0~/	0	0			
MAMR5	Bit symbol	M5V22	M5V21	M5V20 <	M5V19	M5V18	M5V17	) M5V16	M5V15			
(0156H)	Read/Write	RW C										
	After reset	1	1	1_(	\\1\	1 (	(//1	1	1			
MSAR5	Bit symbol	M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16			
(0157H)	Read/Write			(1)	> R/	W						
	After reset	1	1	1	1 <	1	1	1	1			
BEXCSH	Bit symbol		$\int$			BEXOM1	BEXOM0	BEXBUS1	BEXBUS0			
(0159H)	Read/Write			$\mathcal{J}$			W					
	After reset		$\mathcal{A}$		$\mathcal{A}$	0	0	0	0			
BEXCSL	Bit symbol		BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0			
(0158H)	Read/Write	$\rightarrow$		/ w	11			W				
	After reset	$\rightarrow$	7/0\	1	(0)		0	1	0			
PMEMCR	Bit symbol		$\checkmark$		OPGE	OPWR1	OPWR0	PR1	PR0			
(0166H)	Read/Write/			$\downarrow$		,	R/W					
	After reset			1	(0)	0	0	1	0			

Note 1: Always write "0".

Note 2: Read modify write is prohibited for BnCSL, BnCSH(n = 4 to 5), BEXCSH and BEXCSL registers.

(2) Operation after reset release

The start data bus width is determined depending on state of AM1/AM0 pins just after reset release. Then, the external memory is accessed as follows

AM1 AM0	Start Mode
0 (( )0	Don't use this setting
0	Start with 16-bit data bus (Note)
0	Start with 8-bit data bus (Note)
1 1	Don't use this setting

Note: A memory to be used as starting after reset is either NOR flash, masked ROM. SDRAM can't be used.

AM1/AM0 pins are valid only just after release reset. In the other cases, the data bus width is the value which is set to the control register <BnBUS1:0> .

By reset, only control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E> is set to "1" by reset).

The data bus width which is specified by AM1/AM0 pins are loaded to the bit for specification the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000H to FFFFFFH address by reset (B2CSH<B2M> is reset to "0").

After release reset, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). Then the control register (BnCSH/L) is set.

Set the enable bit (BnCSH<BnE>) of the control register to "1" for enable the setting.



### 3.6.3 Basic Functions and Register Setting

In this section, setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions are described.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares between the register value and the address every bus cycles. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the compared result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Memory start address register setting

The MS23 to 16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000H.

Therefore the start addresses of the block address area are set to addresses 000000H to FF0000H every 64 Kbytes.

(ii) Memory address mask registers setting

The memory address mask register sets whether an address bit is compared or not. In register setting, "0" is "compare", or "1" is "not compare".

The address bits that can set depend on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Note:

Block address area 2 to 5: A22 to A15

The upper bits are always compared. The block address area size is determined by the compared result.

The size to be set depending on the block address area is as follows.

Size (bytes) CS area	256	<del>&gt;</del> 512	32 K =	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CSQ /	0	0	0	8	, 0	0	0	0	0		
CS1	19	0	$\wedge$	0	0	0	0	0	0	0	
CS2 to CS5			16	0	0	0	0	0	0	0	0

After release reset, only the control register of the block address area 2 is valid. The control register of the block address area 2 has <B2M> bit. If <B2M> bit set to "0", the block address area 2 is set to addresses 000000H to FFFFFFH. (After release reset state is this state). If <B2M> bit set to "1", the start address and the address area size is set, as in the other block address area.

#### (iii) Example of register setting

To set the block address area 512bytes from address 110000H, set the register as follows.

1

#### MSAR1 Register

Bit	7	6	5	4	3	2	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18 (	M1S17	M1S16
Specified value	0	0	0	1	0	0		1

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are set to "0". Therefore if MSAR1 is set to above values, the start address of the block address area is set to address 110000H.

## MAMR1 Register

Bit	7	6	5	4	3	2	0
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17\	M1V16	M1V15 to M1V9 M1V8
Specified value	0	0	0	0	$\langle 0 \rangle$	0 🔷	0 1

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 set whether address A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", or "1" is "not compare". M1V15 to M1V9 bits set whether address A15 to A9 are compared or not with 1 bit. A23 and A22 are always compared.

If it set to like an above setting, A23 to A9 is compared with the value that is set as the start addresses. Therefore 512 bytes (addresses 110000H to 1101FFH) are set as the block address area 1, and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".

The other block address area sizes are specified like this.

A23 and A22 are always compared in the block address area 0. Whether A20 to A8 are compared or not is set to register.

Similarly, A23 is always compared in block address areas 2 to 5. Whether A22 to A15 are compared or not is set to register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3 > 4 > 5

Note 2: If address area that is set in  $\overline{\text{CSO}}$  to  $\overline{\text{CS5}}$  was accessed, area is regarded as  $\overline{\text{CSEX}}$  area. Therfore, wait number and data bus width controls becomes setting of  $\overline{\text{CSEX}}$  (BEXCSH, BEXCSL register).

## (2) Connection memory specification

Setting the <BnOM1:0> bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.

<BnOM1:0> Bit (BnCSH Register)

<bnom1></bnom1>	<bnom0></bnom0>	Function
0	0	SRAM/ROM (Default)
0	1	(Reserved)
1	0	(Reserved)
1	1	SDRAM

Note 1: SDRAM should be set to block either 3

## (3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register (BnCSH)<BnBUS1:0> as follows.

<BnBUS1:0> bit (BnCSH Register)

BnBUS 1	BnBUS 0	Function
0	0	8-bit bus mode (Default)
0	1(	16-bit bus mode
1	0	Don't use this setting
1	1	Don't use this setting

Note: SDRAM should be set to either "01" (16-bit bus).

This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". Part which data is outputted is changed by changing data size, bus width and start address.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive address, do not execute a access to both memories with one command.

Operand Data	Operand Start	Memory Data Size		CPU Data		
Size (bit)	Address	(bit)	CPU Address	D15 to D8	D7 to D0	
	4n + 0	8/16	4n + 0	XXXXX	b7 to b0	
	4n + 0	8				
8	4n + 1	-	4n + 1	xxxxx	b7 to b0	
0	4n + 2	8/16	4n + 2	XXXXX	b7 to b0	
	4n + 3	8	4n + 3	xxxxx(	b7 to b0	
		16	4n + 3	b7 to b0	xxxxx	
	4n + 0	8	(1) 4n + 0	XXXXX	b7 to b0	
		40	(2) 4n + 1	( (xxxxxx 🛆	b15 to b8	
		16	4n + 0	\b15/to b8	b7 to b0	
	4n + 1	8	(1) 4n + 1	XXXXX	b7 to b0	
		40	(2) 4n + 2	XXXXX	b15 to b8	
		16	(1) 4n + 1	b7 to b0	XXXXX	
16		•	(2) 4n + 2	XXXXX	b15 to b8	
	4n + 2	8	(1) 4n +2	XXXXX	b7 to b0	
		40	(2) 4n + 1	XXXXX	b15 to b8	
	4 0	16 8 /	4n + 2	b15 to b8	b7 to b0	
	4n + 3	• (	(1) 4n + 3	XXXXX	b7 to b0	
		16	(2) 4n + 4 (1) 4n + 3	xxxxxx	(b15) to b8	
		10	(2) 4n + 3	b7 to b0	b15 to b8	
	4m : 0	8	(2) 411 + 4 (1) 4n + 0		b7 to b0	
	4n + 0	°	(2) 4n + 1	XXXXX	b15 to b8	
		4( //	(3) 4n + 2	XXXXX	b23 to b16	
			(4) 4n + 3	XXXXX	b31 to b24	
		16	(1) 4n + 0	/b/15(to, b8	b7 to b0	
		7(10)	(2) 4n + 2	b31 to b24	b23 to b16	
	4n + 1	8	(1) 4n + 0	XXXXX	b7 to b0	
	411 + 1		(2) 4n + 1	XXXXX	b15 to b8	
			(3) 4n + 2	XXXXX	b23 to b16	
	((		(4) 4n + 3	XXXXX	b31 to b24	
	( )	) 16	(1) 4n + 1	b7 to b0	xxxxx	
			(2) 4n + 2	b23 to b16	b15 to b8	
		\	(3) 4n + 4	xxxxx	b31 to b24	
32	4n + 2	8	(1) 4n + 2	xxxxx	b7 to b0	
			(2) 4n + 3	xxxxx	b15 to b8	
	$(\Omega/\Lambda)$		(3) 4n + 4	xxxxx	b23 to b16	
	$\langle (\vee/) \rangle$		(4) 4n + 5	XXXXX	b31 to b24	
		167/	(1) 4n + 2	b15 to b8	b7 to b0	
			(2) 4n + 4	b31 to b24	b23 to b16	
	4n + 3	8	(1) 4n + 3	XXXXX	b7 to b0	
	\		(2) 4n + 4	XXXXX	b15 to b8	
Ì			(3) 4n + 5	XXXXX	b23 to b16	
^ ^			(4) 4n + 6	XXXXX	b31 to b24	
<b>\\</b> //		16	(1) 4n + 3	b7 to b0	XXXXX	
I // N	^	<u> </u>	(2) 4n + 4	b23 to b16	b15 to b8	
	[ ]		(3) 4n + 6	XXXXX	b31 to b24	

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non to active.

#### (4) Wait control

The external bus cycle completes a wait of two states at least (100 ns at fSYS = 20 MHz).

Setting the <BnWW2:0> and <BnWR2:0> of BnCSL specifies the number of waits in the read cycle and the write cycle. <BnWW2:0> is set with the same method as <BnWR2:0>.

<BnWW>/<BnWR> (BnCSL Register)

			/
<bnww2> <bnwr2></bnwr2></bnww2>	<bnww1> <bnwr1></bnwr1></bnww1>	<bnww0> <bnwr0></bnwr0></bnww0>	Function
0	0	1	2 states (0 waits) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
1	0	1	4 states (2 waits) access fixed mode
1	1	0	5 states (3 waits) access fixed mode
1	1	1	6 states (4 waits) access fixed mode
0	1	1	WAIT pin input mode
	Others		(Reserved)

Note 1: For SDRAM, above setting is invalid. So, refer 3.13 SDRAM controller.

## (i) Waits number fixed mode

The bus cycle is completed with the states which is set. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

# (ii) WAIT pin input mode

This mode samples the WAIT input pins. And this mode inserts wait continuously in during signal is actived. The bus cycle is minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at 2 states. The bus cycle continue with that is extended if the wait signal is active at 2 states and more.

## (5) Recovery (Data hold) cycle control


Some memory is defined an AC specification about data hold time by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  for read cycle. Therefore, a data confliction problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC>.

This 1-dummy cycle is inserted when the next cycle is for another CS-block.


# <BnREC> (BnCSH register)

	( )		
0	No dummy cycle is inserted (Default).	_	$\langle \alpha \rangle \langle$
1	Dummy cycle is inserted.		$\langle \langle \rangle$


• When no inserting a dummy cycle (0 waits)




• When inserting a dummy cycle (0 waits)




- (6) Basic bus timing
  - (a) External read/write cycle (0 waits)




(b) External read/write cycle (1 wait)




(c) External read/write cycle (0 waits at  $\overline{\text{WAIT}}$  pin input mode)



(d) External read/write cycle (n waits at WAIT pin input mode)



Example of wait input cycle (5 waits)



# (7) Connecting external memory

Figure 3.6.1 shows an example of method of connecting external 16-bit SRAM and 16-bit NOR flash to the TMP92CM27.




Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection



# 3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

## (1) Operation and how to set the registers

TMP92CM27 supports ROM access of the page mode. The ROM access of the page mode is specified only in the block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> of the PMEMCR register.

<OPWR1:0> (PMEMCR register)

<opwr1></opwr1>	<opwr0></opwr0>	Number of Cycle in a Page
0	0	1 state (n-1-1-1 mode) (n ≥ 2)
0	1	2 state (n-2-2-2/mode) (n ≥ 3)
1	0	3 state (n-3-3-3 mode) (n ≥ 4)
1	1	(Reserved)

Note: Set the number of waits "n" to the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set to the <PR1:0> of the PMEMCR register. When data is read out until a border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

<PR1:0> Bit (PMEMCR register)

	3.10	(· ···=································
<pr1></pr1>	<pr0></pr0>	ROM Page Size
0	<u> </u>	64 bytes
(0)	1	32 bytes
(4/)	) 0	16 bytes (Default)
	1	8 bytes

For the signal timing pulse, see ROM read cycle in section 4.3.2.

#### 3.6.5 Cautions

#### (1) Note the timing between $\overline{CS}$ and $\overline{RD}$

If the parasitic capacitance of the  $\overline{\text{RD}}$  (Read signal) is greater than that of the  $\overline{\text{CS}}$  (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a trouble as in the case of (a) in Figure 3.6.2.




Figure 3.6.2 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which users JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.6.3, an unintended read cycle like the one shown in (b) may occur.




Figure 3.6.3 NOR Flash Toggle Bit Read Cycle

When the toggle bit reverse with this unexpected read cycle, CPU always reads same value of the toggle bit, and cannot read the toggle bit correctly. To avoid this phenomenon, the data polling function control is recommended.

(2) The cautions at the time of the functional change of a  $\overline{\mathsf{CSn}}$ .

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

#### Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.

\*\* XX is a function register address.(When an output port is initialized by "0")

A port is set as \$\overline{CSn}\$

Function control signal

Output port

Pxx

A23 to A0

Output pulse

The measure by software


The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. Prohibition of use of an NMI function
- 2. The ban on interruption under functional change (DI command)
- 3. A dummy command is added in order to carry out continuous internal access.

  (Access to a functional change register is corresponded by 16-bit command.

  (LDW command))



# 3.7 8-Bit Timers (TMRA)

The TMP92CM27 features 8 built-in 8-bit timers.

These timers are paired into four modules: TMRA01, TMRA23, TMRA45 and TMRA67. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 to Figure 3.7.4 show block diagrams for TMRA01, TMRA23, TMRA45 and TMRA67.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by five-byte controls SFR (Special-function registers).

Each of the four modules (TMRA01, TMRA23, TMRA45 and TMRA67) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFRs
- 3.7.4 Operation in Each Mode
  - (1) 8-bit timer mode
  - (2) 16-bit timer mode
  - (3) 8-bit PPG (Programmable pulse generation) output mode
  - (4) 8-bit PWM (Pulse width modulation) output mode
  - (5) Mode settings

Table 3.7.1 Registers and Pins for Each Module

Specifica	Module	TMRA01	TMRA23	TMRA45	TMRA67
External	Input pin for external clock	TA0IN (Shared with PF0)	TA2IN (Shared with PF2)	TA4IN (Shared with PF4)	TA6IN (Shared with PF6)
pin	Output pin for timer flip-flop	TA1OUT (Shared with PF1)	TA3OUT (Shared with PF3)	TA5OUT (Shared with PF5)	TA7OUT (Shared with PL3)
	Timer RUN register	TAØ1RUN (1100H)	TA23RUN (1108H)	TA45RUN (1110H)	TA67RUN (1118H)
SFR	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)	TA4REG (1112H) TA5REG (1113H)	TA6REG (111AH) TA7REG (111BH)
(Address)	Timer mode register	TA01MOD(1104H)	TA23MOD(110CH)	TA45MOD(1114H)	TA67MOD(111CH)
	Timer flip-flop control register	TA1FFCR(1105H)	TA3FFCR(110DH)	TA5FFCR(1115H)	TA7FFCR(111DH)

# 3.7.1 Block Diagrams




Figure 3.7.1 TMRA01 Block Diagram




Figure 3.7.2 TMRA23 Block Diagram




Figure 3.7.3 TMRA45 Block Diagram




Figure 3.7.4 TMRA67 Block Diagram

### 3.7.2 Operation of Each Circuit

# (1) Prescaler

A 9-bit prescaler generates the input clock to TMRA01.

The prescaler's operation can be controlled using TA01RUN <TA0PRUN> in the timer control register. Setting <TA0PRUN> to "1" starts the count; setting <TA0PRUN> to "0" clears the prescaler to zero and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Table 3.7.2 Prescaler Output Clock Resolution

at fc=40 MHz

System clock	Gear Value	Cycle					
selection <sysck></sysck>	<gear2:0></gear2:0>	φΤ1	фТ4	фТ16	φT256		
	000 (fc)	2 <sup>3</sup> /fc (0.2 μs)	2 <sup>5</sup> /fc (0.8 μs)	2 <sup>7</sup> /fc (3.2 μs)	2 <sup>11</sup> /fc (51.2 μs)		
	001 (fc/2)	2 <sup>4</sup> /fc (0.4 μs)	2 <sup>6</sup> /fc (1.6 μs)	2 <sup>8</sup> /fc (6.4 μs)	/2 <sup>12</sup> /fc (102.4 μs)		
O(fc)	010 (fc/4)	2 <sup>5</sup> /fc (0.8 μs)	2 <sup>7</sup> /fc (3.2 μs)	2 <sup>9</sup> /fc (12.8 μs)	2 <sup>13</sup> /fc (204.8 μs)		
	011 (fc/8)	2 <sup>6</sup> /fc (1.6 μs)	2 <sup>8</sup> /fc (6.4 μs)	2 <sup>10</sup> /fc (25.6 μs)	2 <sup>14</sup> /fc (409.6 μs)		
	100 (fc/16)	2 <sup>7</sup> /fc (3.2 μs)	2 <sup>9</sup> /fc (12.8 μs)	2 <sup>11</sup> /fc (51.2 μs)	2 <sup>15</sup> /fc (819.2 μs)		

xxx: Don't care

#### (2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UCO is selectable and can be either the external clock input via the TA0IN pin or one of the three internal clocks \$T1,\$T4, or \$T16. The clock setting is specified by the value set in TA01MOD <TA0CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks \$\psi T1\$, \$\psi T16\$, or \$\psi T256\$, or the comparator output (The match detection signal) from TMRA0.

For each interval timer the timer operation control register bits TA01RUN>TA0RUN> and TA01RUN>TA1RUN> can be used to stop and clear the up counters and to control their count. A reset releases both up counters, stopping the timers.

#### (3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TAOREG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes active when the up counter overflows.

The TAOREG are double buffer structure, each of which makes a pair with register buffer 0.

The setting of the bit TA01RUN <TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer0 to the timer register0 when a 2<sup>n</sup> overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TAORDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register0, set <TAORDE> to "1", and write the following data to the register buffer0 3.7.5 show the configuration of TAOREG.




Figure 3.7.5 Timer Register A0 (TA0REG)

Note: The same memory address is allocated to TA0REG and the register buffer0. When <TA0RDE> = "0", the same value is written to the register buffer0 and TA0REG, when <TA0RDE> = 1, only the register buffer0 is written to.

The address of each timer register is as follows.

TAOREG: 001102H
TA2REG: 001103H
TA4REG: 001112H
TA6REG: 0011114H
TA6REG: 001111AH
TA7REG: 001111BH

All these registers are write-only and cannot be read.

# (4) Comparator (CP0, CP1)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to 0 and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

Note) The timer causes the overflow when the value below the improvement counter value is written in the timer register while the timer is working, and the generation of interrupt by the expected value is not obtained.

(It is possible to operate normally if the changed set value is more than the improvement counter value.)

Moreover, the Compear circuit doesn't operate in writing only 8-bit subordinate position bits when operating in 16-bit mode.

Therefore, please write it in 16-bit in order in 8 bit subordinate position bits and 8-bit high rank bits.

# (5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detects signal (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR <TA1FFIE> in the timer thip-flops control register. A reset clears the value of TA1FF to "0". Programming "01" or "10" to TA1FFCR <TA1FFC1:0> sets TA1FF to 0 or 1. Programming "00" to these bits inverts the value of TA1FF. (This is known as software inversion.)

The TA1FF signal is output via the TA1OUT pin (which can also be used as PF1). When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port F function register PFCR and PFFC.


Inversion of TA1FF by each mode

8-bit timer mode: Agreement of UCO and TAOREG or agreements of UC1 and TA1REG.
16-bit timer mode: Agreement of UCO and TA0REG and agreements of UC1 and TA1REG.
8-bit PWM mode: Agreement of overflow or UCO and TA0REG.


8-bit PPG mode : Agreement of UCO and TA0REG or agreements of UCO and TA1REG. Note) When the change request by inversion and the register setting with the timer is done at the same time, it is necessary to note it because it becomes the following operation by the state at that time.

- When inversion by the timer and inversion by register setup occur simultaneously.
  - → Only once inversion.
- When inversion by the timer and "1" set by register setup occur simultaneously.
  - $\rightarrow$  Set to "/1".
- · When inversion by the timer and "0" clear by register setup occur simultaneously.
  - $\rightarrow$  Clear to "0".

### 3.7.3 SFRs




### TMRA45 Run Register



#### TMRA01 Mode Register 6 5 2 1 0 TA01MOD (1104H) TA01M1 TA01M0 PWM01 PWM00 TA1CLK1 TA1CLK0 TA0CLK1 TA0CLK0 Bit symbol Read/Write R/W After reset 0 0 0 0 0 0 < 0 0 Function PWM cycle TMRA1 source clock TMRA0 source clock Operation mode 00: 8-bit timer mode 00: Reserved 00: TA0TRG 00: TA0IN pin input (Note) 01: 16-bit timer mode 01: 2<sup>6</sup> 01: φT1 .01: ∮T)ľ 10: 2<sup>7</sup> 10: \$T4 10: 8-bit PPG mode 10: φT16 11: 8-bit PWM mode 11: 2<sup>8</sup> 11: φT256 11: ¢T16 TMRA0 input clock TAOIN (External input) φT1 (Prescaler) φT4 (Prescaler) φ716 (Prescaler) TMRA1 input clock TA01MOD TA01MOD <TA01M1:0> = 01 <TA01M1:0> ≠ 01 00 Matching output for TMRA0 Overflow output for TMRA0 01 10 φT16 11 **φ**Τ256 (16-bit timer mode) Select cycle in PWM mode Reserved 2<sup>6</sup> × Clock source 2<sup>7</sup> × Clock source 28 × Clock source Select operation mode for TMR01 00 Two 8-bit timers 01 16-bit timer 10 8-bit PPG 11 8-bit PWM (TMRA0), 8-bit timer (TMRA1) When set TA0IN pin, set TA01MOD after set port F0. Note: Figure 3.7.8(1) 8-bit timer register8888(TA01MOD)

### TMRA23 Mode Register

TA23MOD (110CH)



00 Two 8-bit timer ^Q1 16-bit timer 8-bit PPG 1/0 8-bit PWM (TMRA2), 8-bit timer (TMRA3)

When set TA2IN pin, set TA23MOD after set port F2.

Figure 3.7 8(2)8 8-bit timer register (TA23MOD)

# TMRA45 Mode Register

TA45MOD (1114H)

	TWITCH Wode Register								
		7	6	5	4	3	2	1	0
)	Bit symbol	TA45M1	TA45M0	PWM41	PWM40	TA5CLK1	TA5CLK0	TA4CLK1	TA4CLK0
	Read/Write				R/W				
	After reset	0	0	0	0	0	0	0	0
	Function	Operation mode 00: 8-bit timer mode 01: 16-bit timer mode 10: 8-bit PPG mode 11: 8-bit PWM mode		PWM cycle 00: Reserved 01: 2 <sup>6</sup> 10: 2 <sup>7</sup> 11: 2 <sup>8</sup>		TMRA5 source clock 00: TA4TRG 01: \phiT1 10: \phiT16 11: \phiT256		TMRA4 source clock 00: TA4IN pin input (Note) 01: dTi 10: dT4 11: dT16	
								<i>V</i>	

TMRA4 input clock

01

φT4 (Prescaler)

φ/16 (Prescaler) TMRA5 input clock TA45MOD TA45MOD <TA45M1:0>≠01 <TA45M1:0>=01 00 Matching output for TMRA4 Overflow output for TMRA4 0,1 φΤ1 10 φT16 (16-bit timer mode) фТ256 11 Select cycle in PWM mode

 00
 Reserved

 01
 2<sup>6</sup> × Clock source

 10
 2<sup>7</sup> × Clock source

 11
 2<sup>8</sup> × Clock source


→ Select operation mode for TMRA45

00	Two 8-bit timer
⟨01	16-bit timer
J 1/0	8-bit PPG
11	8-bit PWM (TMRA4),
	8-bit timer (TMRA5)

Note: When set TA4IN pin, set TA45MOD after set port F4.

Figure 3.7.9(3) 8-bit timer register(TA45MOD)


TA67MOD (111CH)





00	Two 8-bit timer
⟨01	16-bit timer
J1/0	8-bit PPG
11	8-bit PWM (TMRA6),
	8-bit timer (TMRA7)


Note: When set TA6IN pin, set TA67MOD after set port F6.

Figure 3.7 10(4) 8-bit timer register(TA67MOD)









Timer Register (TA0REG to TA7REG)

Symbol	Address	7	6	5	4	3	2	1	0	
T1.0050	1102H	-								
TA0REG		W Undefined								
	1103H				_					
TA1REG					V.					
	110AH	Undefined								
TA2REG		w								
			Undefined							
TA3REG	110BH	- W								
		Undefined						.((		
								$\overline{}$		
TA4REG	TA4REG	1112H				Undet	$\leftarrow$	^		$\sim$
					Омфе	iried		7	$\overline{\gamma}$	
TA5REG	1113H				, N			11/1		
				<del>- &lt;</del>	Undet		-(C)	$\widetilde{\mathbb{R}}$		
TA6REG	111AH		w -							
MORLO				7(//	Undet		<del>(//                                   </del>			
TA7REG	111BH				N \					
Undefined										

Note: Read-modify-write instruction is prohibited for above registers.

Figure 3.7.10 8-bit timer register TAOREG to TA7REG)

# 3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

When set function and count data, TMRA0 and TMRA1 should be stopped.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every  $40 \mu s$  at fc = 40 MHz, set each register as follows:

```
MSB
                                           LSB
TA01RUN
                                                         Stop TMRA1 and clear it to 0.
                                                         Select 8-bit timer mode and select \phiT) (0.2 \mus at fc = 40
TA01MOD
                                                         MHz) as the input clock.
                                                         Set 40 \mus ÷ \phiT1 = 200 = C8H to TAREG.
TA1REG
INTETA01
                                                         Enable INTTA1 and set it to Level 5.
                          0
                                                         Start TMRA1 counting.
TA01RUN
                          Χ
                              Χ
X: Don't care, -: No change
```

Note: The input clocks for TMRAO and TMRA1 differ as follows:


TMRA0: Uses TMRA0 input (TA0IN) and can be selected from \$\phi T1\$, \$\phi T4\$, or \$\phi T16\$.

TMRA1: Match output of TMRA0 (TA0TRG) and can be selected from \$\phi\$T1, \$\phi\$T16, \$\phi\$T256.

#### 2. Generating a 50% duty ratio square wave pulse

The state of the timer flip-flop (TA1FF) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 1.2  $\mu$ s square wave pulse from the TA1OUT pin at f<sub>SYS</sub> = 20 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.



#### 3. Making TMRA1 count up on the match signal from the TMRA0 comparator

Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.12 TMRA1 Count up on Signal from TMRA0

#### (2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer, in which TMRA0 and TMRA1 are cascaded together, set TA01MOD <TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA1CLK1:0> Table 3.7.2 shows the relationship between the timer (Interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TA0REG and the upper eight bits in TA1REG. Be sure to set TA0REG first (As entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Example: To generate an INTTA1 interrupt every 0.2 s at fc = 40 MHz, set the timer registers TA0REG and TA1REG as follows:

If \$\phi T16 (3.2 \mus at 40 MHz) is used as the input clock for counting, set the following value in the registers:

 $0.2 \text{ s} \div 3.2 \text{ } \mu\text{s} = 62500 = \text{F424H};$ 

e.g., set TA1REG to F4H and TA0REG to 24H.

The comparator match signal is output from TMRA0 each time the up-counter UC0 matches TA0REG, though the up-counter UC0 is not be cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up-counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up-counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip flop TA1FF is inverted.




Figure 3.7.14 Timer Output by 16-Bit Timer Mode

## (3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (Shared with PF1).




Figure 3.7.15 8-Bit PPG Output Waveforms

In this mode, a programmable square wave is generated by inverting the timer output each time the 8-bit up-counter (UC0) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up-counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1", so that UC1 is set for counting.

Figure 3.7.16 shows a block diagram representing this mode.






Figure 3.7.16 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low-duty waves (when duty is varied).



Example: To generate 1/4 duty 62.5 kHz pulses (at fc = 40 MHz):



Calculate the value that should be set in the timer register/

To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16  $\mu$ s  $\phi$ T1 = 0.2  $\mu$ s (at fc = 40 MHz);

 $16 \mu s/0.2 \mu s = 80$ 

Therefore set TA1REG = 80 = 50H

The duty is to be set to 1/4:  $t \times 1/4 = 16 \mu s \times 1/4 = 4/\mu s$ 

 $4 \mu s/0.2 \mu s = 20$ 

Therefore, set TAOREG = 20 = 14H

TA1FFCR ← X X X X 0 1 1

PFFC ← X - - - -\_TA01RUN ← 1 X X X -

X : Don't care, -: No change

**PFCR** 

Stop TMRA0 and TMRA1 and clear it to "0".

Set the 8-bit PPG mode, and select \$T1 as input clock.

Write 14H.

Write 50H.

Set TA1FF and set inversion to enable.
Writing "10" provides negative logic pulse.

Set PF1 to TA1OUT pin

Start TMRA0 and TMRA1 counting.



#### (4) 8-bit PWM (Pulse width modulation) output mode


This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PF1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up-counter (UC0) matches the value set in the timer register TA0REG or when 2<sup>n</sup> counter overflow occurs (n = 6, 7, or 8 as specified by TA01MOD <PWM01:00>). The up-counter UC0 is cleared when 2<sup>n</sup> counter overflow occurs.

The following conditions must be satisfied before this PWM mode can be used.

Value set in TAOREG < Value of set for 2<sup>n</sup> counter overflow






Figure 3.7.19 Block Diagram of 8-Bit PWM Output Mode

In this mode, the value of the register buffer will be shifted into TA0REG if  $2^n$  overflow is detected when the TA0REG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.20 Operation of Register Buffer

Example: To output the following PWM waves on the TA1OUT pin at fc = 40 MHz:



To achieve a 25.6  $\mu$ s PWM cycle by setting  $\phi$ T1 to 0.2  $\mu$ s (at fc = 40 MHz):


$$25.6 \,\mu\text{s}/0.2 \,\mu\text{s} = 128 \neq 2^{\text{n}}$$

Therefore n should be set to 7.

Since the low-level period is 18.0  $\mu$ s when  $\phi T 1 = 0.2 \mu$ s,

set the following value for TAOREG:

$$18.0 \,\mu\text{s}/0.2 \,\mu\text{s} = 90 = 5\text{AH}$$



X : Don't care, - No change

Table 3.7.3 Relationship of PWM Cycle and 2<sup>n</sup> Counter

@fc = 40 MHz

System clock	Clock gear value <gear2:0></gear2:0>	PWM Cycle								
selection		2 <sup>6</sup>			2 <sup>7</sup>			2 <sup>8</sup>		
<sysck></sysck>		φT1	φΤ4	φT16	φT1	φΤ4	φ <b>T</b> 16	φ <b>T</b> 1	φT4	φ <b>T</b> 16
	000 (fc)	12.8µs	51.2μs	204.8μs	25.6μs	102.4μs	409.6μs	51.2μs	204.8μs	819.2μs
	001 (fc/2)	25.6μs	102.4μs	409.6μs	51.2μs	204.8μs	819.2μs	102.4µs	409.6μs	1.63ms
0 (fsys)	010 (fc/4)	51.2μs	204.8μs	819.2μs	102.4μs	409.6μs	1.63ms	204.8μs	819.2µs	3.27ms
	011 (fc/8)	102.4μs	409.6μs	1.63ms	204.8μs	819.2μs	3.27ms	409,6µs	1.63ms	6.55ms
	100 (fc/16)	204.8μs	819.2μs	3.27ms	409.6μs	1.63ms	6.55ms	819.2μs	3.27ms	13.1ms


XXX: Don't care

# (5) Mode settings

Table 3.7.4 shows the SFR settings for each mode,

Table 3.7.4 Timer Mode Setting Registers

Register Name		TAC	1MOD		TA1/FFCR
<bit symbol=""></bit>	<ta01m1:0></ta01m1:0>	<pwm01:00></pwm01:00>	<ta1clk1:0></ta1clk1:0>	<ta0clk1:0></ta0clk1:0>	√TA1FFIS>
Function	Timer mode	PWM cycle	Upper timer input clock	Lower-timer input clock	Timer F/F Inversion Signal select
8-bit timer × 2 channels	00		Lower timer match, \$\phi T1\$, \$\phi T16\$, \$\phi T256\$ (00, 01, 10, 11)	External, \$\phi \tau_1, \phi \tau_1 \tau_1, \phi \tau_1 \	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		-	External, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit PPG × 1 channel	10	<u></u>		External,	-
8-bit PWM × 1 channel	11	2 <sup>6</sup> , 2 <sup>7</sup> , 2 <sup>8</sup> (01, 10, 11)	77	External,	_
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	_	Output disable



# 3.8 16-Bit Timer/Event Counters (TMRB)

The TMP92CM27 contains 6 channels 16-bit timer/event counter (TMRB0 to TMRB5) which have the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)

Can be used following operation modes by capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Figure 3.8.1 to Figure 3.8.2 show block diagram of TMRB0 to TMRB5. Each timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (One of them with a double-buffer structure), two 16-bit capture registers two comparators, a capture input controller, a timer flip-flop and a control circuit.

Each timer/event counter is controlled by 11 byte control register (SFR).

Each of the six modules (TMRB0 to TMRB5) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

Table 3.8.1 Pins and SFR of TMRB

Spec	Channel	TMRB0	TMRB1	TMRB2	TMRB3	TMRB4	TMRB5
External	External clock/ Capture trigger input pin	TB0IN0 TB0IN1	TB1IN0 TB1IN1	TB2IN0 TB2IN1	TB3IN0 TB3IN1	None	None
pin	Timer flip-flop output pin	TBOOUTO	TB1OUT0 TB1OUT1	TB2QUT0 TB2QUT1	TB3OUT0 TB3OUT1	TB4OUT0 TB4OUT1	TB5OUT0 TB5OUT1
	Timer run register	TBORUN	TB1RUN	TB2RUN	TB3RUN	TB4RUN	TB5RUN
	Timer mode register	TB0MOD	TB1MOD <	TB2MOD	TB3MOD	TB4MOD	TB5MOD
	Timer flip-flop control register	TB0FFCR	TB1FFCR	TB2FFCR	TB3FFCR	TB4FFCR	TB5FFCR
SFR		TB0RG0L <	TB1RG0L	TB2RG0L	TB3RG0L	TB4RG0L	TB5RG0L
	Timer register	TB0RG0H	TB1RG0H	TB2RG0H	TB3RG0H	TB4RG0H	TB5RG0H
	Timer register	TB0RG1L	TB1RG1L	TB2RG1L	TB3RG1L	TB4RG1L	TB5RG1L
		TB0RG1H	TB1RG1H	TB2RG1H	TB3RG1H	TB4RG1H	TB5RG1H
	$\langle \rangle$	TB0CP0L	TB1CP0L	TB2CP0L	TB3CP0L	TB4CP0L	TB5CP0L
	Contura radiator	TB0CP0H	TB1CP0H	TB2CP0H	TB3CP0H	TB4CP0H	TB5CP0H
	Capture register	TB0CP1L	TB1CP1L	TB2CP1L	TB3CP1L	TB4CP1L	TB5CP1L
		TB0CP1H	TB1CP1H	TB2CP1H	TB3CP1H	TB4CP1H	TB5CP1H
External signal	Capture trigger input-signal	TA1OUT	TA1OUT	TA3OUT	TA3OUT	TA5OUT	TA5OUT
Interrupt	Timer interrupt	INTTB00	INTTB10	INTTB20	INTTB30	INTTB40	INTTB50
		INTTB01	INTTB11	INTTB21	INTTB31	INTTB41	INTTB51
	Timer overflow interrupt	NTTBOF0	INTTBOF1	INTTBOF2	INTTBOF3	INTTBOF4	INTTBOF5

Note 1) Since TB2OUT0/TB4OUT0, TB2OUT1/TB4OUT1, TB3OUT0/TB5OUT0, and TB3OUT1/TB5OUT1 are making the output terminal serve a double purpose, they cannot be used simultaneously.

Note 2) Since INTTB30/INTTB31,INTTB40/INTTB41 and INTTB50/INTTB51 are making the interruption factor serve a double purpose, they cannot be used simultaneously.

Note 3) Although INTTBOF0/INTTBOF1/INTTBOF2/INTTBOF3/INTTBOF4/INTTBOF5 is making the interruption factor serve a double purpose, it can be used simultaneously. Which interruption occurred should lead an INTST register.

This chapter consists of the following items:

- 3.8.1 Block diagram
- 3.8.2 Operation
- 3.8.3 SFRs
- 3.8.4 Operation in Each Mode



# 3.8.1 **Block Diagram** Timer flip-flop output PG0 Shift trigger Overflow interrupt INTTBOF0 **→** TB00UT0 → TB00UT1 TB0FF0 TB0FF1 Match detection Timer flip-flop Register 1 INTTB01 Interrupt output Timer flip-flop control Register 0 INTTB00 16-bit comparator (CP1) 16-bit timer register TB0RG1H/L Intenal data bus Caputure register 1 TB0CP1H/L TBORUN<TBORUN> TBOMOD<TBOCLE> Internal data bus 16-bit up counter (UC0) Capture register 0 TB0CP0H/L Match detection Internal data bus TBOMOD<TBOCLK1:0> Internal data bus TB0RUN <TB0PRUN> 16-bit timer register TB0REG0H/L 16-bit comparator (CP0) Count clock Register buffer 0 Selector TB0MOD <TB0CP0I> Run/ clear 32 external interrupt <u></u>20 TB0MOD <TB0CPM1:05 Capture, TBORUN <TBORDE> control INT5 ← (from TMRA01) Prescaler clock: T0 External interrupt input TA10UT TB0IN0 TB0IN1

Figure 3.8.1 Block Diagram of TMRB0




Figure 3.8.2 Block Diagram of TMRB1




Figure 3.8.3 Block Diagram of TMRB2




Figure 3.8.4 Block Diagram of TMRB3




Figure 3.8.5 Block Diagram of TMRB4




Figure 3.8.6 Block Diagram of TMRB5

## 3.8.2 Operation

#### (1) Prescaler

The 5-bit prescaler generates the source clock for TMRB1. Input clock  $\phi T0$  to Priscara is a clock that was four dividing fFPH.

This prescaler can be started or stopped using TB0RUN</br>
TB0PRUN>. Counting starts when <TB0PRUN> is set to 1; the prescaler is cleared to zero and stops operation when <TB0PRUN> is cleared to 0.

Table 3.8.2 show prescaler output clock resolution.

Table 3.8.2 Prescaler Output Clock Resolution

at fc = 40 MHz

Gear Value SYSCR1	Cycle						
<gear2:0></gear2:0>	φ <b>T</b> 1	φТ4	φТ16				
000 (fc)	2 <sup>3</sup> /fc (0.2 μs)	2 <sup>5</sup> /fc (0.8 μs)	√ 2 <sup>7</sup> /fc (3.2 μs)				
001 (fc/2)	2 <sup>4</sup> /fc (0.4 μs)	2 <sup>6</sup> /fc (1.6 μs)	28/fc (6.4 μs)				
010 (fc/4)	2 <sup>5</sup> /fc (0.8 μs)	2/fc (3.2 μs)	2 <sup>9</sup> /fc (12.8 μs)				
011 (fc/8)	2 <sup>6</sup> /fc (1.6 μs)	2 <sup>8</sup> /fc (6.4 μs)	2 <sup>10</sup> /fc (25.6 µs)				
100 (fc/16)	2 <sup>7</sup> /fc (3.2 μs)	2 <sup>9</sup> /fc (12.8 μs)	2 <sup>11</sup> /fc (51.2 μs)				

xxx: Don't care

## (2) Up counter (UC0)

UC0 is a 16-bit binary counter that counts up according to input from the clock specified by TB0MOD<TB0CLK1:0> register.

As the input clock, one of the prescaler internal clocks  $\phi T1$ ,  $\phi T4$ , and  $\phi T16$  can be selected. Counting or stopping and clearing of the counter is controlled by timer operation control register TB0RUN<TB0RUN>. And an external clock from TB0IN0 pin can be selected in TB0MOD.

When clearing is enabled, the up counter UC0 will be cleared to zero each time its value matches the value in the timer register TB0RG1H/L. Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

If clearing is disabled, the counter operates as a free-running counter.

A timer overflow interrupt (INTTBO0) is generated when UC0 overflow occurs.

### (3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These two 16-bit registers are used to set the interval time. When the value in the up counter UC0 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both upper and lower timer registers TB0RG0H/L and TB0RG1H/L is always needed. For example, either using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with register buffer 0. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: It is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.

When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UCO) and the timer register TB0RG1 match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16 bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001189H and 001188H) allocated to them. If <TB0RDE> = 0, the value is written to both the timer register and the register buffer. If <TB0RDE> = 1, the value is written to the register buffer only.


The addresses of the timer registers are as follows: TB0RG0H/L TB0RG1H/L Lower 8 bits (TB0RG0L) Lower 8 bits (TB0RG1L) Upper 8 bits Upper 8 bits (TBORGOH) (TBORG1H) 1189H 1188H 118BH 118AH TMRB1 -----TB1RG0H/L Lower 8 bits (TB1RG1L) Upper 8 bits Lower 8 bits Upper 8 bits (TB1RG0H) (TB1RG0L) (TB1RG1H) 1199H 1198H 119BH 119ÁH TMRB2 ----TB2RG1H/L TB2RG0H/L Upper 8 bits (TB2RG0H) Lower 8 bits (TB2RG0L) Upper 8 bits Lower 8 bits (TB2RG1L)/ (ŤB2RG1H) 11A9H 11A8H 11ABH 11AAH TMRB3 TB3RG0H/L TB3RG1H/L Upper 8 bits (TB3RG0H) Lower 8 bits (TB3RG0L) Upper 8 bits (TB3RG1H) Lower 8 bits (TB3RG1L) 11B9H 11B8H 11BBH 11BAH TMRB4 TB4RG0H/L TB4RG1H/L Upper 8 bits (TB4RG0H) Upper 8 bits (TB4RG1H) Lower 8 bits (TB4RG0L) Lower 8 bits (TB4RG1L) 11C9H 11C8H **11CBH** TMRB5 TB5RG0H/L TB5RG1H/L Upper 8 bits (TB5RG0H) Lower 8 bits (TB5RG0L) Upper 8 bits (TB5RG1H) Lower 8 bits (TB5RG1L) 11D8H 1/1/D9H) 11DBH 11DAH The timer registers are write-only registers and thus cannot be read.

### (4) Capture registers

These 16-bit registers are used to latch the values in the up counters UCO.

Data in the capture registers should be read both upper and lower all 16 bits. For example, using 2-byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.

The addresses of the capture registers are as follows:



#### (5) Capture and external interrupt control

This circuit controls the timing to latch the value of up counter UC0 into TB0CP0H/L, TB0CP1H/L and generating for external interrupt.

Interrupt timing of capture register and selection edge of external interrupt are set by TB0MOD<TB0CPM1:0>. (TMRB4 and TMRB5 does not include the selection edge of external interrupt.)

External interrupt INT5 is fixed to the rising edge.

The value in the up counter (UCO) can be loaded into a capture register by software. Whenever 0 is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in Run mode (e.g., TB0RUN<TB0PRUN> must be held at a value of 1).

Note) External interrupt can be controlled with this control circuit by seeing when the port setting is set to input function (TB0IN0) of TMRB0. When the port setting is set to INT4, it controls by interrupt input mode control 1 and 2(HMC1,IIMC2).

#### (6) Comparators (CP0 and CP1)

CP0 and CP1 are 16-bit comparators which compare the value in the up counter UC0 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

## (7) Timer flip-flop (TB0FF0 and TB0FF1)


These flip-flops (TB0FF0 and TB0FF1) are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1>. Moreover, control of TB0FF0 and TB0FF1 is controllable by TB0MOD<TB0CT1, TB0E1T1>.

After a reset the values of TB0FF0 and TB0FF1 are undefined. If "00" is programmed to TB0FFCR<TB0FF0C 1:0> or <TB0FF1C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".


The values of TB0FF0 and TB0FF1 can be output via the timer output pins TB0OUT0 (which is shared with PJ0), TB0OUT1 (which is shared with PJ1). Because the timer output terminal of TMRB2/TMRB3 and TMRB4/TMRB5 uses the terminal combinedly, it is not possible to use it at the same time. Timer output should be specified using the port function register.



#### 3.8.3 SFRs



92CM27-178



Note: The values of bits 1, 4 and 5 of TB3RUN are undefined when read

Control of double buffer

Disable

Enable

Figure 3.8.8 Register for TMRB (2)

Control at the time of

The IDLE2 mode

Stop


Operate

Count

Count

Prescaler operationfor TMRB3

Stop & Clear






Figure 3.8.10 Register for TMRB (4)




Figure 3.8.11 Register for TMRB (5)




Figure 3.8.12 Register for TMRB (6)




Figure 3.8.13 Register for TMRB (7)


#### TMRB4 Mode Register 7 6 5 2 3 1 0 TB4MOD Bit symbol TB4CT1 TB4ET1 TB4CP0I TB4CPM1 TB4CPM0 TB4CLE TB4CLK1 TB4CLK0 (11C2H) Read/Write R/W W R/W After reset 0 TB4FF1 Inversion trigger Software TMRB4 source clock Function Up counter Read-modify Capture timing capture control 00: Disable 00: (Reserved) -write 0: Trigger disable control 0:disable 01: (Reserved) •01:∕ø†1 instruction is 1: Trigger enable 0: Software 1:enable 10: <sub>\$\$\psi T4\$\$</sub> prohibited 10: (Reserved) Invert when Invert when capture TA5OUT ↑ 11: φT16 capture to match UC4 11: 1:Undefined TA5OUT ↓ capture with register 4 TB5RG1H/L → Input clock (Reserved) 01 φT1 10 **φ**(4) 11 φT16 Clear up counter (UC4) Clear disable Clear by matching with TB4RG1H/L Capture/interrupt timing Capture control 00 Capture disable 01 (Reserved) 10 (Reserved) TB4CP0H/L by TA1OUT rising TB4CP1H/L by TA1OUT falling Software capture 6/ Capture value of up counter to TB4CP0H/L Undefined Inversion trigger control of TB4FF1 when the UC4 match with TB4RG1H/L Disable inversion Enable inversion Inversion trigger of TB4FF1 when the UC4 value is loaded in to TB4CP1H/L Disable inversion Enable inversion

Figure 3.8.14 Register for TMRB (8)

#### TMRB5 Mode Register 7 6 5 2 3 1 0 TB5MOD Bit symbol TB5CT1 TB5ET1 TB5CP0I TB5CPM1 TB5CPM0 TB5CLE TB5CLK1 TB5CLK0 (11D2H) Read/Write R/W W R/W After reset 0 TB5FF1 Inversion trigger TMRB5 source clock Function Software Up counter Read-modify Capture timing capture control 00: Disable 00: (Reserved) -write 0: Trigger disable control 0:disable •01:∕ø†1 01: (Reserved) instruction is 1: Trigger enable 0: Software 1:enable 10: <sub>\$\$\psi T4\$\$</sub> prohibited 10: (Reserved) Invert when Invert when capture TA5OUT ↑ 11: φT16 capture to match UC5 11: 1:Undefined TA5OUT ↓ capture with register 5 TB5RG1H/L → Input clock (Reserved) 00 01 φT1 10 **φ**(4) 11 φT16 Clear up counter (UC5) Clear disable Clear by matching with 7B5RG1H/L Capture/interrupt timing Capture control 00 Capture disable 01 (Reserved) 10 (Reserved) TB5CP0H/L by TA5OUT rising TB5CP1H/L by TA5OUT falling Software capture 6/ Capture value of up counter to TB5CP0H/L Undefined Inversion trigger control of TB5FF1 when the UC5 match with TB5RG1H/L Disable inversion Enable inversion Inversion trigger of TB5FF1 when the UC5 value is loaded in to TB5CP1H/L Disable inversion Enable inversion

Figure 3.8.15 Register for TMRB (9)


#### TMRB0 Flip-flop Control Register




TMRB1 Flip-flop Control Register

6 2 7 0 TB1FFCR Bit symbol TB1FF1C1 TB1FF1C0 TB1C1T1 TB1C0T1 TB1E1T1 TB1E0T1 TB1FFC1 TB1FFC0 (1193H) Read/Write R/W After reset 0 TB1FF1 control TB1FF0 control TB1FF0 inversion trigger **Function** Read-modify 00: Invert 0: Trigger disable 00: Invert -write 01: Set 01. Set 1: Trigger enable instruction is 10: Clear 10: Clear prohibited 11: Don't care Invert when Invert when Invert when Invert when 11: Don't care the UC value the UC value \* Always read as "11". the UC the UC \* Always read as "11". is loaded in is loaded in matches with matches with to TB1RG1H/L. TB1RG0H/L. TB1CP1H/L TB1CP0H/L Timer flip-flop TB1 (TB1FF0) control ⁄0ó Invert 01 Set to "1". Set to "0". 40 Don't care Inversion trigger of TB1FF0 when the UC match with Trigger disable (Disable inversion) Trigger enable (Enable inversion) Inversion trigger of TB1FF0 when the UC match with ŤB1RG1H/L Trigger disable (Disable inversion) Trigger enable (Enable inversion) Inversion trigger of TB1FF0 When the UC value is loaded in to TB1CP0H/L Trigger disable (Disable inversion) Trigger enable (Enable inversion) Inversion trigger of TB1FF0 When the UC value is loaded in to TB1CP1H/L Trigger disable (Disable inversion) Trigger enable (Enable inversion) TB1FF1 control Invert value of TB1FF1 00 Set TB1FF1 to "1". 01 10 Set TB1FF1 to "0". Don't care Figure 3.8.17 Register for TMRB (11)


#### TMRB2 Flip-flop Control Register




## TMRB3 Flip-flop Control Register



#### TMRB4 Flip-flop Control Register



#### TMRB5 Flip-flop Control Register



			Tim	er Register	(TB0RG0H/L,	TB0RG1H/	∟)				
		7	6	5	4	3	2	1	0		
TB0RG0L	bit Symbol			•	•	_	•				
(1188H)	Read/Write	W									
	After reset				und	efined					
TB0RG0H	bit Symbol					_			) \		
(1189H)	Read/Write	W									
	After reset				und	efined	$\wedge$				
TB0RG1L	bit Symbol	-									
(118AH)	Read/Write	W									
	After reset	undefined									
TB0RG1H	bit Symbol					- (		/			
(118BH)	Read/Write					$w \sim v$			$\mathcal{A}(\mathcal{A})$		
	After reset				und	efined		(			
	Read-modify-w	rite instruct						\$ C			
			+		r (TB0CP0H/L				\ <u>\</u>		
		7	6	5	4	3	2	$( \begin{array}{c} ( \begin{array}{c} 1 \\  \end{array} )$	0		
TB0CP0L						_ `					
118CH)	Read/Write					R	-(O)				
	After reset			- (	und	efined	$\overline{}$	_//			
ГВ0СР0Н [118DH)	<del>-                                    </del>			41	<u> </u>	-//					
110211)	Read/Write					R <					
TD00D41	After reset				und	efined					
TB0CP1L (118EH)	- ´				)		\ <u>`</u>				
( )	Read/Write		- $($	$\overline{}$		R					
TB0CP1H	After reset			))	ung	efined					
твосетн (118FH)						R					
,	Read/Write After reset		(//)			efined					
	Alter reset				- Grand	enned					
Figure 3.8.22 Register for TMRB (16)											
					$\Rightarrow$						

#### 6 5 4 2 0 3 TB1RG0L bit Symbol (1198H) Read/Write W After reset undefined TB1RG0H bit Symbol (1199H) Read/Write W After reset undefined TB1RG1L bit Symbol (119AH) W Read/Write After reset undefined TB1RG1H bit Symbol (119BH) Read/Write W After reset undefined Read-modify-write instruction is prohibited Capture Register (TB1CP0H/L, TB1CP1H/L) 6 2 TB1CP0L bit Symbol (119CH) Read/Write R After reset undefined TB1CP0H bit Symbol (119DH) Read/Write R Afte<u>r reset</u> undefined TB1CP1L bit Symbol (119EH) Read/Write R After reset undefined TB1CP1H bit Symbol (119FH) Read/Write R After reset undefined Figure 3.8.23 Register for TMRB (17)

Timer Register (TB1RG0H/L, TB1RG1H/L)

#### 6 5 4 2 0 3 TB2RG0L bit Symbol (11A8H) Read/Write W After reset undefined TB2RG0H bit Symbol (11A9H) Read/Write W After reset undefined TB2RG1L bit Symbol (11AAH) W Read/Write After reset undefined TB2RG1H bit Symbol (11ABH) Read/Write W After reset undefined Read-modify-write instruction is prohibited Capture Register (TB2CP0H/L, TB2CP1H/L) 6 2 TB2CP0L bit Symbol (11ACH) Read/Write R After reset undefined TB2CP0H bit Symbol (11ADH) Read/Write R Afte<u>r reset</u> undefined TB2CP1L bit Symbol (11AEH) Read/Write R After reset undefined TB2CP1H bit Symbol (11AFH) Read/Write R After reset undefined Figure 3.8.24 Register for TMRB (18)

Timer Register (TB2RG0H/L, TB2RG1H/L)

#### 6 5 4 2 0 3 TB3RG0L bit Symbol (11B8H) Read/Write W After reset undefined TB3RG0H bit Symbol (11B9H) Read/Write W After reset undefined TB3RG1L bit Symbol (11BAH) Read/Write W After reset undefined TB3RG1H bit Symbol (11BBH) Read/Write W After reset undefined Read-modify-write instruction is prohibited Capture Register (TB3CP0H/L, TB3CP1H/L) 6 2 TB3CP0L bit Symbol (11BCH) Read/Write R After reset undefined TB3CP0H bit Symbol (11BDH) Read/Write R Afte<u>r reset</u> undefined TB3CP1L bit Symbol (11BEH) Read/Write R After reset undefined TB3CP1H bit Symbol (11BFH) Read/Write R After reset undefined Figure 3.8.25 Register for TMRB (19)

Timer Register (TB3RG0H/L, TB3RG1H/L)

#### 6 5 4 2 0 3 TB4RG0L bit Symbol (11C8H) Read/Write W After reset undefined TB4RG0H bit Symbol (11C9H) Read/Write W After reset undefined TB4RG1L bit Symbol (11CAH) W Read/Write After reset undefined TB4RG1H bit Symbol (11CBH) Read/Write W After reset undefined Read-modify-write instruction is prohibited Capture Register (TB4CP0H/L, TB4CP1H/L) 6 2 TB4CP0L bit Symbol (11CCH) Read/Write R After reset undefined TB4CP0H bit Symbol (11CDH) Read/Write R Afte<u>r reset</u> undefined TB4CP1L bit Symbol (11CEH) Read/Write R After reset undefined TB4CP1H bit Symbol (11CFH) Read/Write R After reset undefined Figure 3.8.26 Register for TMRB (20)

Timer Register (TB4RG0H/L, TB4RG1H/L)

						_				
		7	6	5	4	3	2	1	0	
TB5RG0L	bit Symbol					_				
(11D8H)	Read/Write	W								
	After reset				unc	efined		7		
TB5RG0H	bit Symbol					_				
(11D9H)	Read/Write					W			) \	
	After reset				unc	efined				
TB5RG1L (11DAH)	bit Symbol					_	$\wedge$ (	//		
	Read/Write					W	1//	$\langle \mathcal{O} \rangle$		
	After reset				unc	efined				
ГВ5RG1H	1				dite	_		) P		
(11DBH)	Read/Write					w (				
	After reset				unc	efined				
	Read-modify-w				unc	elilled (1)	$\overline{}$		~ (1)	
			Сар	oture Register	r (TB5CP0H/	_, TB5CP1H/	L)			
		7	6	5	A-1	3	2	/ 1	50	
ΓB5CP0L	bit Symbol			•	7(	-/			\	
11DCH)	Read/Write	R								
	After reset				und	efined	(O)	7^		
ГВ5СР0Н	bit Symbol							))		
11DDH)	Read/Write			4		R /				
	After reset				unc	efined				
ΓB5CP1L	bit Symbol				\	- //				
(11DEH)	Read/Write				)	R	V/			
	After reset			$\supset \sim$	unc	efined	~			
ГВ5СР1Н			( (	$\langle \cdot \rangle$		-//				
11DFH)	Read/Write									
(11DFH)						K - 1				
	After reset				Lunc	efined				

Timer Register (TB5RG0H/L, TB5RG1H/L)

# 3.8.4 Operation in Each Mode

#### (1) 16-bit interval timer mode

Generating interrupts at fixed intervals in this example, the interval time is set the timer register TB0RG1H/L to generate the interrupt INTTB01.

```
7 6 5 4 3 2 1 0
TB0RUN
                0 \ 0 \ X \ X \ - \ 0 \ X \ 0
                                                    Stop TMRB0.
INTETB0
                                                    Enable INTTB01 and set interrupt level 4. Disable
             \leftarrow X 1 0 0 X 0 0 0
                                                    INTTB00.
TB0FFCR
             \leftarrow 1 1 0 0 0 0 1 1
                                                    Disable the trigger.
                                                    Set input clock to prescaler clock, and set capture function
TB0MOD
                0 0 1 0 0 1 * *
                                                    to disable.
TB0RG1H/
                                                    Set the interval time (16 bits).
TB0RUN
                                                    Start TMRB0.
             \leftarrow 0 0 X X
X: Don't care, -: No change
```

## (2) 16-bit event counter mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TB0IN0 pin input) as the input clock.

Up counter counting up by rising edge of TB0IN0 pin input. And execution software capture and reading capture value enable reading count value.

```
7 6 5 4 3 2 1 0
TB0RUN
                  0 X X -
                                                 Stop TMRB0.
PKFC
                                                 Set PK0 to TB0IN0 input mode.
PKFC2
INTETB0
               X 1
                     0 0 X
                                                 Set INTTB01 to enable (Interrupt level4).
                                                 Set INTTB00 to disable.
                                                 Set trigger to disable.
TB0FFCR
TB0M0D
                                                 Set input clock to TB0IN0 pin input.
TB0RG1H/L
                                                 Set number of count. (16 bits)
TBORWN
                                                 Start TMRB0.
               0
 X: Don't care, -: No change
```

Note: When used as an event counter, set the prescaler to "RUN" (TB0RUN<TB0PRUN> = "1").

# (3) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip flop TB0FF0 that is to be enabled by the match of the up counter UC0 with timer register TB0RG0H/L or TB0RG1H/L and to be output to TB0OUT0. In this mode, the following conditions must be satisfied.

(Set value of TB0RG0H/L) < (Set value of TB0RG1H/L)




Figure 3.8.28 Programmable Pulse Generation (PPG) Output Waveform

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 0 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature makes easy the handling of low-duty waves.




Figure 3.8.29 Operation of Register Buffer

The following block diagram illustrates this mode.





Figure 3.8.30 Block Diagram of 16-Bit PPG Mode

The following example shows how to set 16 bit PPG output mode:



# (4) Capture function examples

Used capture function, they can be applicable in many ways, for example:

- 1. One-shot pulse output from external trigger pulse
- 2. Frequency measurement
- 3. Pulse width measurement
- 4. Measurement of difference time

### 1. One-shot pulse output from external trigger pulse

Set the up counter UC0 in free-running mode with the internal input clock, input the external trigger pulse from TB0IN0 pin, and load the value of up counter into capture register TB0CP0H/L at the rise edge of external trigger pulse.

When the interrupt INT4 is generated at the rise edge of external trigger pulse, set the TB0CP0H/L value (c) plus a delay time (d) to TB0RG0H/L (= c + d), and set the above set value (c + d) plus a one shot width (p) to TB0RG1H/L (= c + d + p). And, set "11" to timer flip-flop control register TB0FFCR<TB0E171, TB0E0T1>. Set to trigger enable for be inverted timer flip-flop TB0FF0 by UC0 matching with TB0RG0H/L and with TB0RG1H/L. When interrupt INTTB01 occurs, this inversion will be disabled after one-shot pulse is output.

The (c), (d), and (p) correspond to c, d, and p in Figure 3.8.31.





Figure 3.8.31 One-shot Pulse Output (with delay)

Example: To output a 2 [ms] one-shot pulse with a 3 [ms] delay to the external trigger pulse via the TB0IN0 pin.






Figure 3.8.32 One-shot Pulse Output of External Trigger Pulse (without delay)

### 2. Frequency measurement

The frequency of the external clock can be measured in this mode. Frequency is measured by the 8-bit timers TMRA01 and the 16-bit timer event counter.

TMRA01 is used to setting of measurement time by inversion TA1FF.

Counter clock in TMRB0 select TB0IN0 pin input, and count by external clock input. Set to TB0MOD<TB0CPM1:0> = "11". The value of the up counter (UC0) is loaded into the capture register TB0CP0H/L at the rise edge of the timer flip-flop TA1FF of 8-bit timers (TMRA01), and into TB0CP1H/L at its fall edge.

The frequency is calculated by difference between the loaded values in TB0CP0H/L and TB0CP1H/L when the interrupt (INTTA0 or INTTA1) is generates by either 8-bit timer.




Figure 3.8.33 Frequency Measurement

For example, if the value for the level 1 width of TA1FF of the 8-bit timer is set to 0.5 s and the difference between the values in TB0CP0H/L and TB0CP1H/L is 100; the frequency is  $100 \div 0.5$  s = 200 Hz.

# 3. Pulse width measurement

This mode allows measuring the high level width of an external pulse. While keeping the 16-bit timer/event counter counting (Free running) with the prescaler output clock input, external pulse is input through the TB0IN0 pin. Then the capture function is used to load the UC0 values into TB0CP0H/L and TB0CP1H/L at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TB0IN0.

The pulse width is obtained from the difference between the values of TB0CP0H/L and TB0CP1H/L and the internal clock cycle.

For example, if the prescaler output clock is 0.8  $\mu$ s and the difference between TB0CP0H/L and TB0CP1H/L is 100, the pulse width will be  $100 \times 0.8 \ \mu$ s = 80  $\mu$ s.

Additionally, the pulse width that is over the UCO maximum count time specified by the clock source can be measured by changing software.




Figure 3.8.34 Pulse Width Measurement

Note: Pulse Width measure by setting "10" to TB0MOD<TB0CPM1:0>. The external interrupt INT4 is generated in timing of falling edge of TB0IN0 input. In other modes, it is generated in timing of rising edge of TB0IN0 input.

The width of low level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.


### 4. Measurement of difference time

This mode is used to measure the difference in time between the rising edges of external pulses input through TB0IN0 and TB0IN1.

Keep the 16-bit timer/event counter (TMRB0) counting (Free running) with the prescaler output clock, and load the UC0 value into TB0CP0H/L at the rising edge of the input pulse to TB0IN0. Then the interrupt INT4 is generated.

Similarly, the UCO value is loaded into TB0CP1H/L at the rising edge of the input pulse to TB0IN1, generating the interrupt INT5.

The time difference between these pulses can be obtained by multiplying the value subtracted TB0CP0H/L from TB0CP1H/L and the internal clock cycle together at which loading the UC0 value into TB0CP0H/L and TB0CP1H/L has been done.



# 3.9 Pattern Generator/Stepping Motor Control(PG)

The TMP92CM27 contains two 4-bit hardware pattern generator/stepping motor control channels, PG0 and PG1, (hereinafter called PG) which actuate in synchronization with the (8-bit/16-bit) timers. PG (PG0 and PG1) shares the 8-bit input/output port with PL.

The output on channel 0 (PG0) is updated in synchronization with the 8-bit timer 0, 1 (TMRA01) or 16-bit timer 0 (TMRB0). The output on channel 1 (PG1) is updated in synchronization with the 8-bit timer 2, 3 (TMRA23) or 16-bit timer 1 (TMRB1). Figure 3.9.1 show block diagram.

The PG ports are controlled by the control register (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of PL can be used for a PG port.

PG0 and PG1 can be used independently.

Since the two PG channels operate in the same manner, except for the following points, only the operation of PG0 will be explained below.





Figure 3.9.1 PG Block Diagram



		7	6	5	4	3	2	1	0
PG01CR	Bit symbol	PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE
(1462H)	Read/Write		R	W			R	W	
	After reset	0	0	0	0	0	0	0	0
	Function	PG1 write	PG1	PG1 mode	PG1 trigger	PG0 write	PG0	PG0 mode	PG0 trigger
		mode	rotation	(Excitation)	input	mode	rotation	(Excitation)	input
		0: 8-bit write	direction	0: 1 step	enable	0: 8-bit write	direction	0: 1 step	enable
		1: 4-bit write	0: Normal		0: Disable	1: 4-bit write	0: Normal	// ^	0: Disable
			rotation 1: Reverse	or 2 step	1: Enable	4	rotation 1: Reverse	or 2 step	1: Enable
			rotation	excitation			rotation	excitation	
				1: 1 to 2				1: 1 to 2	
				step				step	_
				excitation				excitation	
				1		1 (1)		^	4/
							$\rightarrow$	\$2	
						$( \langle //                                 $	)	$\langle ()$	
									U(1)
						1 trigger inp		$\rightarrow$	
						_	put disable f	/ - \	/
						I rigger in	put enable f	or PG1	
						,	(0)		
								))	
				4	\ \ \	et the operati			
						<	ep excitation	(Full step) (Half step) /F	PG mode
					V	1 110231	SP EXCITATION	(i iaii step) /i	O mode
							<b>\</b> //		
					——→P(	⊋1 (Stepping	motor contr	ol)	
					R	otation direct	ion control		
					7		otation/PG n	node	
			$(7/\land)$			Reverse	rotation		
			$\mathcal{L}(\mathcal{L}(\mathcal{L}(\mathcal{L}(\mathcal{L}(\mathcal{L}(\mathcal{L}(\mathcal{L}($		$\bigcap$				
	/.	( ) \_							
				$\overline{}$		electing PG1			
			<		7/ -	0 8-bit write			
		$\vee$				1 1	e / PG mode		n be written.)
					>	T (Offic trie	Siliit aiteiria	ie register ca	in be writteri.)
		Figure 3.	9.3 Patter	n Generat	vion Contro	l Register	(PG01CR	(2/2)	
		1.90.00.				, rtogiotoi	(1.00.01	· / (=/=/	
$\wedge$	(())								
		$\wedge$							
	7/	(( /	$\langle \langle \rangle \rangle$	)					
		>,<		/					
1		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\							

PG0REG
(1460H)
Prohibit
read-
modify-
write

	7	6	5	4	3	2	1	0	
Bit symbol	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00	
Read/Write		W				R/W			
After reset	0	0	0	0	Undefined				
Function	Pattern generation 0 (PG0) output latch register  ( PG0 can be read by reading the port (PL) that is assigned to PG				Shift alternate register 0 for the PG mode (4-bit write) register				


Figure 3.9.4 Pattern generation 0 register (PG0REG)

PG1REG
(1461H)

Ľ		7	6	5	4	3	2	1	0	
, E	Bit symbol	PG13	PG12	PG11	PG10	SA13	\$A12	SA11	SA10	
F	Read/Write		V	٧		R/W				
Α	After reset	0	0	0	0		Unde	efined		
F	Function	Pattern generation 1 (PG1) output latch register  (PG1 can be read by reading the port (PL) that is assigned to PG  (Shift alternate register 1 for the PG mode (4-bit write) register								

Figure 3.9.5 Pattern generation 1 register (PG1REG

PG01CR2 (1464H)



Selecting PG0 shift trigger

0 8-bit timer trigger (TMRA01)


1 16-bit timer trigger (TMRB0)

Selecting PG1 shift trigger

0 8-bit timer trigger (TMRA23)

0 8-bit timer trigger (TMRA23)
1 16-bit timer trigger (TMRB1)

Figure 3.9.6 Pattern Generation Control Register 2 (PG01CR2)






Figure 3.9.7 Connection between Timer and Pattern Generator

### (1) Pattern generation mode

When PG01CR<PAT0> = "1", PG functions as a pattern generator. In this mode data is written from the CPU to the shift alternate register only. The pattern data is then written from the shift alternate register to the pattern generator register synchronized to the shift trigger interrupt from the timer.

In this mode, PG01CR<PG0M> should be set to "1", PG01CR<CCW0> to "0", and PG01CR<PG0TE> to "1".

The output from the pattern generator goes to port Listings port or functions can be switched by the bit settings in the port function control register (PLFC) and port function control register 2 (PLFC2), any port pin can be assigned to pattern generator output.

Figure 3.3.9 shows the block diagram for this mode.




Figure 3.9.8 Example of Pattern Generation Mode





Figure 3.9.9 Pattern Generation Mode Block Diagram (PG0)


In pattern generation mode, only writing to the output latch can be disabled by hardware. All other functions behave in the same way as 1 to 2 step excitation in stepping motor control port mode. Hence, data shifted on the trigger signal from a timer must be written before the next trigger signal is output.



## (2) Stepping motor control mode

# a. 4-phase 1-step/2-step excitation

Figure 3.9.10 and Figure 3.9.11 show the output waveforms for 4-phase 1 excitation and 4-phase 2 excitation respectively when channel 0 (PG0) is selected.






Figure 3.9.11 Output Waveforms for 4-Phase 2-Step Excitation (Normal rotation)

The output from PG0 (PL) is latched on the rising edge of the trigger signal from the timer.

The direction of shift is specified by the setting of PG01CR<CCW0> Normal rotation (PG00→PG01→PG02→PG03) is selected when <CCW0> is set to "0": reverse rotation (PG00←PG01←PG02←PG03) is selected when <CCW0> is set to "1". 4-phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when 4-phase 1-step/2-step excitation mode is selected.

Figure 3.9.12 shows the block diagram.





Figure 3.9.12 Block Diagram 4-Phase 1-step Excitation/2-step Excitation (Normal rotation)

# b. 4-phase 1 to 2 step excitation

FigureFigure 3.9.12 shows the output waveforms for 4-phase 1 to 2 step excitation.



Initial value of PGOREG = 11001000

b3

b0

b7

b4

b6

b7

PG02 (P62)

PG03 (P63)

(2) Reverse rotation

b0

b1

**b**4

b5

b1

b2

b5

b6

b2

b3

Figure 3.9.12 Output Waveforms for 4-phase 1 to 2 step Excitation (Normal rotation and reverse rotation)

The initialization sequence for 4-phase 1-2 step excitation is as follows.

By rearranging the initial value b7 b6 b5 b4 b3 b2 b1 b0 to b7 b3 b6 b2 b5 b1 b4 b0, three consecutive bits are set to 1 and the other bits are set to 0 (Positive logic).

For example, if b7, b3, and b6 are set to 1, the initial value becomes 11001000, producing the output waveforms shown in Figure 3.9.12.

To generate a negative logic output waveform, the 1's and 0's in the initial value must be inverted. For example, to change the output waveform shown in Figure 3.9.12 negative logic, change the initial value to 00110111.

The operation will be explained below for channel 0.

The output from PGO (PL) and from the shift alternate register (SAO) for pattern generation is latched on the rising edge of the trigger signal from the timer. The shift direction is set by PGO1CR<CCWO>.




Figure 3.9.13 Block Diagram for 4-phase 1 to 2-step Excitation (Normal rotation)

Setting example: To drive channel 0 (PG0) using 4-phase 1 to 2-step excitation (Normal rotation) when timer 0 is selected, set each register as follows.

7 6 5 4 3 2 1 0

TA01RUN ← 0 X X X - 0 0 0

TA01MOD ← 0 0 0 0 - - 0 1

TA1FFCR ← X X X X 1 0 1 0

TA0REG ← \* \* \* \* \* \* \* \* \*

PLCR ← - - - - 1 1 1 1 1

PLFC ← - - - - 1 1 1 1 1

PLFC2 ← - - - 0 0 0 0 0

PG01CR ← - - - 0 0 1 1

PG0REG ← 1 1 0 0 1 0 0 0

TA01RUN ← 0 X X X X - 1 - 1

X: Don't care, -: No change

Stop timer 0, and clear it to zero.

Set 8-bit timer mode and select  $\phi$ T1 as the input clock.

Clear TA1FF to zero and enable the inversion trigger using timer 0,

Set the cycle in the timer register.

Set bits PL0 to PL3 to PG0 output.

Select PG0 4-phase 1 to 2-step excitation mode and normal rotation.

Set an initial value.

Start timer 0.

# (3) Trigger signal from timer

The trigger signal from the timer used by PG is not the same as the trigger signal for the timer flip-flop (TA1FF, TA3FF, TB0FFO, TB0FF1, TB1FFO and TB1FF1); they differ as shown in Table 3.9.1 depending on the operation mode of the timer.

Table 3.9.1 Trigger Signal Selection

	TA1FF Inversion	PG Shift
8-bit timer mode	Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis>	Selected by TA1FFCR <ta1ffis> when the up counter value matches TA0REG or TA1REG value.</ta1ffis>
16-bit timer mode	When the up counter value matches both TAOREG and TA1REG values (the value of up counter = TA1REG × 28+ TA0REG).	When the up counter value matches both TA0REG and TA1REG values (the value of up counter = TA1REG $\times$ 2 <sup>8</sup> + TA0REG).
PPG output mode	When the up counter value matches both TA0REG and TA1REG.	When the up counter value matches TA1REG value (PPG cycle).
PWM output mode	When the up counter value matches TAOREG value and PWM cycle.	Trigger signal for PG is not generated.

Note: To shift PG, TA1FFCR<TA1FFIE> must be set to 1 to enable TA1FF inversion.

PG can be synchronized with the 16-bit timer timer 0/16-bit timer 1. In this case, the PG shift trigger signal from the 16-bit timer is output only when the up counter UC0/UC1 value matches TB0RG1H/L/TB1RG1H/L.

# (4) Application of PG and timer output

As explained in the previous section trigger signal from timer, the timings for shifting PG and inverting TFF differ depending on the timer mode. An application which operates PG while operating an 8-bit timer in PPG mode is explained below.

To drive a stepping motor, a synchronizing signal is required for the excitation timing, in addition to the value of each phase (PG output). In this application, port L is used as a stepping motor control port to output a synchronizing signal to the TA10UT pin (shared with PF1).





Figure 3.9.14 Output Waveforms for 4-phase 1-step Excitation

# Setting example:



Stop timer 0, 1 and clear it to zero.

Set timer 0, 1 to PPG output mode and select  $\phi$ T1 as the input clock.

Enable TA1FF inversion and set TA1FF to "1".

Set the duty of TA1OUT to TA0REG.

Set the cycle of TA1OUT to TA1REG.

Assign PF1 as TA1OUT.

Assign PL0 to PL3 as PG0.

Set PG0 to 4-phase 1-step excitation mode.

Set an initial value.

Start timer 0, 1.

# 3.10 Serial Channels (SIO)

TMP92CM27 includes 4 serial I/O channels. Each channel is called SIO0, SIO1, SIO2 and SIO3. For all both channels either UART Mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission) can be selected.

• I/O interface mode — Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.

Mode 1: 7-bit data

Mode 2: 8-bit data

Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (Multi-controller system).

Figure 3.10.2 and Figure 3.10.3 are block diagrams for each channel Each channel is structured in prescaler, serial clock generation circuit, receiving buffer and control circuit, and transfer buffer and control circuit.

Serial channels 0 to 3 can be used independently.


All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

Table 3.10.1 Differences between each Channels

	Channel 0	Channel 1	Channel 2	Channel 3
Pin name	TXD0 (PA1)	TXD1 (PA4)	TXD2 (PD4)	TXD3 (PL1)
	RXD0 (PA0)	RXD1 (PA3)	RXD2 (PD3)	RXD3 (PL0)
	CTS0 /SCLK0 (PA2)	CTS1/SCLK1 (PA5)	CTS2 /SCLK2 (PD5)	CTS3 /SCLK3 (PL2)
IrDA mode	Yes	)) Non	Non	Non

This chapter contains the following sections:

- 3.10.1 Block Diagram
- 3.10.2 Operation of Each Circuit
- 3.10.3 SFRs
- 3.10.4 Operation in Each Mode
- 3.10.5 Support for IrDA Mode







Figure 3.10.1 Data Format



# 3.10.1 Block Diagram






Figure 3.10.3 Block Diagram of SIO1




Figure 3.10.4 Block Diagram of SIO2




Figure 3.10.5 Block Diagram of SIO3

# 3.10.2 Operation of Each Circuit

## (1) Prescaler

There is a 6-bit prescaler for generating a clock to SIO0. The prescaler can be run only case of selecting the baud rate generator as the serial transfer clock.

Table 3.10.2 shows prescaler clock resolution into the baud rate generator.

Table 3.10.2 Prescaler Clock Resolution to Baud Rate Generator

System	Clock Gear	Clock Resolution					
Clock <sysck></sysck>	<gear2:0></gear2:0>	φΤ0	φТ2	φ18	фТ32		
	000 (fc)	2 <sup>2</sup> / fc	2 <sup>4</sup> / fc	2 <sup>6</sup> / <sub>fc</sub>	2 <sup>8</sup> / fc		
	001 ( <sup>fc</sup> / <sub>2</sub> )	2 <sup>3</sup> / fc	2 <sup>5</sup> / fc <	2 <sup>7</sup> / fc	2 <sup>9</sup> / fc		
	010 ( <sup>fc</sup> / <sub>4</sub> )	2 <sup>4</sup> / fc	2 <sup>6</sup> / fc	2 <sup>8</sup> /fc	2 <sup>10</sup> / fc		
0 (fc)	011 ( <sup>fc</sup> / <sub>8</sub> )	2 <sup>5</sup> / fc	2 <sup>7</sup> (fc//	2 <sup>9</sup> / fc	2 <sup>11</sup> / fc ( (		
	100 ( <sup>fc</sup> / <sub>16</sub> )	2 <sup>6</sup> / fc	2 <sup>8</sup> / fc	2 <sup>10</sup> / fc	2 <sup>12</sup> /fc		

XXX:Don't care

The serial interface baud rate generator selects between 4 clock inputs:  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$ , and  $\phi T32$  among the prescaler outputs.

### (2) Baud rate generator

The baud rate generator is a circuit that generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator,  $\phi T0$ ,  $\phi T2$ ,  $\phi T8$ , or  $\phi T32$ , is generated by the 6-bit prescaler which is shared by the timers. One of these input clocks is selected using the BR0CK<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 to 16 values, determining the transfer rate.

The transfer rate is determined by the settings of BROCR BROADDE, BROS3:0> and BROADD< BROK3:0>.

- In UART mode
- (1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD<BR0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N (N) = 1, 2, 3 ... 16), which is set in BR0CR<BR0S3:0>.

(2) When BR0CR < BR0ADDE > = 1

The N + (16 - K)/16 division function is enabled. The band rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N (N = 2, 3 ... 15) set in BR0CR<BR0S3:0> and the value of K (K = 1, 2, 3 ... 15) set in BR0ADD<BR0K3:0>.

Note: If N = 1 and N  $\pm$  (16, the N + (16 - K)/16 division function is disabled. Clear BR0CR<BR0ADDE> register to "0".

• In I/O interface mode

The N + (16 - K)(16 - K)(16

The method for calculating the transfer rate when the baud rate generator is used is explained below.

UART mode

Baud rate = Input clock of baud rate generator

Frequency divider for baud rate generator

I/O interface mode

Baud rate = Input clock of baud rate generator ÷ 2

Frequency divider for baud rate generator

• Integer divider (N divider)

For example, when the  $f_c$  = 12.288 MHz, the input clock frequency =  $\phi$ T2, the frequency divider N (BR0CR<BR0S3:0>) = 5, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

\* Clock state

Baud rate 
$$=\frac{fc/16}{5} \div 16$$

$$= 12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$$

Note: The N + (16 – K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when fc = 4.8 MHz, the input clock frequency = \$\psi T0\$, the frequency divider N (BR0CR<BR0S3:0>) = 7. K (BR0ADD<BR0K3:0>) = 3, and BR0CR<BR0ADDE> = 1, the baud rate is as follows:

\* Clock state

High speed gear: 1 time (fc)

Baud rate = 
$$\frac{fc/4}{\sqrt{(16-3)}} \div 10$$

Table 3.10.3 and Table 3.10.4 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

• In UART mode

Baud rate = External clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle)  $\geq 4/fc$ 

In I/O interface mode

Baud rate = External clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/fc



Table 3.10.3 UART Baud Rate Selection

(when using baud rate generater and BR0CR<BR0ADDE> = 0)

	Input Clock				
fc [MHz]	Divider N	φΤ0	φT2	<b>\$</b> Τφ	φТ32
	(Set to BR0CR <br0s3:0>)</br0s3:0>				
9.830400	2	76.800	19.200	4.800	1.200
$\uparrow$	4	38.400	9.600	2.400	0.600
$\uparrow$	8	19.200	4.800	1/200	0.300
$\uparrow$	0	9.600	2,400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
<b>↑</b>	A	19.200	4 800	1.200	0.300
14.745600	2	115.200		)	
<b>↑</b>	3	76.800	19.200	4.800	1.200
<b>↑</b>	6	38.400	9.600	2.400	0.600
<b>↑</b>	С	19.200	4.800	1.200	) 0.300

Note 1: Transfer rates in I/O interface mode are eight times faster than the values given above.

Note 2: The values in this table are calculated for when f<sub>SYS</sub> is selected as the system clock, f<sub>SYS</sub> /1 is selected as the clock gear.

Table 3.10.4 LART Baud Rate Selection

Unit (kbps)

Unit (kbps)

		/ / /			\ \ \
fc	12.288	) 12	9.8304	8/	6.144
TA0REG0	MHz	MHz	MHz	MHz	MHz
1H	96		76.8	62.5	48
2H	48	/	38,4	31.25	24
3H (	32	31.25			16
4H	(24 ) )		19.2		12
/5H	) 19.2 19.2	· (()			9.6
⟨ 8H/	12		9.6		6
AH	9.6				4.8
10H	6		<del>)</del> 4.8		3
14H	4.8				2.4

Method for calculating the transfer rate (when TMRA0 is used):

Transfer rate = TAOREG × 2<sup>3</sup> × 16

- (When input clock of TMRA0 is φT1)

Note 1: The TMRAO match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: The values in this table are calculated for when f<sub>c</sub> is selected as the system clock, f<sub>c</sub> is selected as the clock gear.

### (3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

#### In I/O interface mode

In SCLK output mode with the setting SCOCR<IO©> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SCOCR<IOC>=1, the rising edge or falling edge will be detected according to the setting of the SCOCR<SCLKS> register to generate the basic clock.

#### • In UART mode

The SC0MOD0<SC1:0> setting determines whether the baud rate generator clocks, the internal system clock fsys, the trigger output signal from TMRA0 or the external clock (SCLK0 pin) is used to generate the basic clock SIQCLK.

# (4) Receiving counter

The receiving counter is a 4-bit binary counter used in VART mode that counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1-bit of data; each data bit is sampled three times – on the 7th, 8th, and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0, and 1 on 7th, 8th, and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0, and 1 are taken to be 0.

#### (5) Receiving control

#### In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXDO pin is sampled on the rising or falling edge of the shift clock which is output on the SCDKO pin according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the RXDO pin is sampled on the rising or falling edge of the SCLK input, according to the SCOCR<SCLKS> setting.

#### In UART mode

The receiving control block has a circuit that detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

### (6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double-buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated.

The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1.

However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wake-up function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

SIO interruption mode can be set up by the SIMC register.

# (7) Transmission counter

The transmission counter is a 4-bit binary counter that is used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.



Figure 3.10.6 Generation of Transmission Clock

#### (8) Transmission controller

### • In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SCOCR<SCLKS> setting.

In SCLK-input mode with the setting SC0CR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

#### In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

#### Handshake function

Serial channels 0 and 1 each has a  $\overline{\text{CTS}}$  pin. Use of this pin allows data can be sent in units of one data format; thus, overrun errors can be avoided. The handshake functions is enabled or disabled by the SC0MOD0<CTSE> setting.

When the  $\overline{\text{CTS0}}$  pin condition is high level, after completed the current data transmission, data transmission is halted until the  $\overline{\text{CTS0}}$  pin state is low again. However, the INTTX0 interrupt is generated, it requests the next send data to the CPU. The next data is written in the transmission buffer and data transmission is halted.

Though there is no RTS pin, a handshake function can be easily configured by setting any port assigned to be the RTS function. The RTS should be output "High" to request send data halt after data receive is completed by software in the receive interrupt routine.




Figure 3.10.8 CTS (Clear to send) Signal Timing

#### (9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU form the least significant bit in order. When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

### (10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to 1, it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

### (11) Error flags

Three error flags are provided to increase the reliability of data reception.

### 1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) if <OERR> = "1

then

- a) Set to disable receiving (Program "0" to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read/receiving buffer
- d) Read error flag
- e) Set to enable receiving (Program "1" to SCOMODO<RXE>)
- (f) Request to transmit again
- 4)/Other



## 2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

## 3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.

## (12) Timing generation

#### 1. In UART mode

#### Receiving

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit
Framing error generation timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error generation timing	- (	Center of last bit (Parity bit)	Center of stop bit
Overrun error generation timing	Center of last bit (Bit8)	Center of last bit (Parity bit)	Center of stop bit

Note:

In 9 Bits mode and 8 Bits + Parity mode, interrupts coincide with the ninth bit pulse. Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

## Transmission /

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt generation timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

## In I/O interface mode


ς.	1 / ~ 7		
	Transmission	SCLK output mode	Immediately after last bit data.
	interrupt		(See Figure 3.10.31)
	timing	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or
>			immediately after fall in falling mode. (See Figure 3.10.32)
	Receiving	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF)
\	interrupt	$\wedge$	(e.g., immediately after last SCLK). (See Figure 3.10.33)
	timing	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF)
Ì	\	//	(e.g., immediately after last SCLK). (See Figure 3.10.34)


#### 3.10.3 SFRs


7 6 5 4 3 2 1 0 SC0MOD0 WU SMO SC1 Bit symbol TB8 CTSE **RXE** SM1 SC0 (1202H) Read/Write R/W After reset 0 0 0 0 0 0 0 0 Function Transfer Serial transmission Serial transmission clock Handshake Receive Wakeup data bit8 (UART) function function control mode control 00: I/O interface mode 0: Receive 0: Disable 00: Timer A0 trigger 0: CTS disable 1: Enable 01: 7-bit UART mode 01: Baud rate generator disable 1: Receive 10: 8-bit/UART mode 10: Internal clock f<sub>sys</sub> 1: CTS enable 11: 9-bit UART mode 11: External clcok enable (SCLK0 input) Serial transmission clock source (UART) øо TMRA0 trigger output signal 01 Baud rate generator 10 Internal clock f<sub>svs</sub> External clock (SCLK0 input) 11 Note: The clock selection for the I/O interface mode is controlled by the serial control register (SC0CR). Serial transmission mode 00 I/O interface mode 01 7-bit mode UART mode 201 8-bit mode 11 9-bit mode Wakeup function 9-bit UART Other modes Interrupt generated when data is received Don't care Interrupt generated only when RB8 = 1 Receiving function Receive disabled Receive enabled Handshake function ( CTS pin) 0 Disabled (Always transferable) Enabled Transmission data bit8

Serial Mode Control Register 0 (for SIO0 and SC0MOD0)

Figure 3.10.9







SC0CR (1201H)




Figure 3.10.13 Serial Control Register (for SIO0 and SC0CR)

SC1CR (1209H)




Figure 3.10.14 Serial Control Register (for SIO1 and SC1CR)

SC2CR (1211H)




Figure 3.10.15 Serial Control Register (for SIO2 and SC2CR)

SC3CR (1219H)






Figure 3.10.16 Serial Control Register (for SIO3 and SC3CR)



interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD<BR0K3:0> when +(16-K)/16 division function is used


Figure 3.10.17 Baud Rate Generator Control (for SIO0, BR0CR, and BR0ADD)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD<BR1K3:0> when +(16-K)/16 division function is used.


Figure 3.10.18 Baud Rate Generater Control (for SIO1, BR1CR, and BR1ADD)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR2CR <BR2ADDE> to 1 after setting K (K = 1 to 15) to BR2ADD<BR2K3:0> when +(16-K)/16 division function is used.

Figure 3.10.19 Baud Rate Generater Control (for SIO2, BR2CR, and BR2ADD)



The baud rate generator can be set "1" in UART mode and disable +(16-K)/16 division function.Don't use in I/O interface mode.

Note2:Set BR3CR <BR3ADDE> to 1 after setting K (K = 1 to 15) to BR3ADD<BR3K3:0> when +(16-K)/16 division function is used.

Figure 3.10.20 Baud Rate Generater Control (for SIO3, BR3CR, and BR3ADD)

Figure 3.10.21 Serial Transmission/Receiving Buffer Register (for SIQO and SC0BUF)

7 6 5 4 ⁄2 1 0 3 FDPX0 SC0MOD1 **12S0** Bit symbol (1205H) Read/Write R/W R/W After reset 0 Function IDLE2 Duplex 0: Stop 0: Half 1:Run 1: Full

Figure 3.10.22 Serial Mode Control Regsiter 1 (for SIO0 and SC0MOD1)




Figure 3.10.23 Serial Transmission/Receiving Buffer Register (for SIO1 and SC1BUF)

		7	6 (	5	> 4	3	2	1	0
SC1MOD1	Bit symbol	1281	FDPX1						
(120DH)	Read/Write	R/W	R/W						
	After/reset	<b>\( \)</b> 0	0 />	V					
	Function	HDLE2	Duplex						
$\wedge$		0: Stop	0: Half						
		1: Run	1: Full	$\rightarrow$					

Figure 3.10.24 Serial Mode Control Regsiter 1 (for SIO1 and SC1MOD1)

SC2BUF (1210H)

7 6 5 4 3 2 1 0


RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0 (for receiving)

Note: Prohibit read-modify-write for SC2BUF

Figure 3.10.25 Serial Transmission/Receiving Buffer Register (for \$102 and \$C2BUF)

7 2 6 5 4 3 1 0 SC2MOD1 FDPX2 **12S2** Bit symbol (1215H) Read/Write R/W R/W After reset Function IDLE2 Duplex 0: Half 0: Stop 1: Run 1: Full

Figure 3.10.26 Serial Mode Control Regsiter 1 (for SIO2 and SC2MQD1)



Note: Prohibit read-modify-write for SC3BUF

Figure 3.10.27 Serial Transmission/Receiving Buffer Register (for SIO3 and SC3BUF)

/7 3 2 6 5 1 0 SC3MOD1 Bit symbol 1253 FDPX3 (121DH) Read/Write R/W R/W After reset Duplex/ Function IDVE2 0: Stop 0: Half 1: Run 1: Full

Figure 3.10.28 Serial Mode Control Regsiter 1 (for SIO3 and SC3MOD1)

TMP92CM27

## 3.10.4 Operation in Each Mode

#### (1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10.29 Example of SCLK Output Mode Connection




Figure 3.10.30 Example of SCLK Output Mode Connection

#### 1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes the data to the transmission buffer. When all data is outputted, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.10.31 Transmission Operation in 170 Interface Mode (SCLKO output mode)

In SCLK input mode, 8-bit data is output from the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is outputted, INTESO<ITXOC> will be set to generate INTTX0 interrupt.




Figure 3.10.32 Transmission Operation in I/O Interface Mode (SCLK0 input mode)

#### Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK0 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTES0<IRX0C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC0BUF according to the timing shown below) and INTES0<IRX0C> will be set—to generate INTRX0 interrupt.

The outputting for the first SCLK0 starts by setting SC0MOD0<RXE> to 1.




Figure 3.10.33 Receiving Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTESO<IRXOC> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SCOBUF according to the timing shown below) and INTESO<IRXOC> will be set again to be generate INTRXO interrupt.




Figure 3.10.34 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: If receiving, set to the receive enable state (SC0MOD0<RXE> = 1) in both SCLK input mode and output mode.

## 3. Transmission and receiving (Full duplex mode)

When the full duplex mode is used, set the level of receive interrupt to "0" and set enable the interrupt level (1 to 6) to the transfer interrupts. In the transfer interrupt program, the receiving operation should be done like the below example before setting the next transfer data.

Example: Channel 0, SCLK output Baud rate = 9600 bps  $f_c = 19.6608 \text{ MHz}$ 

Main routine								
	7	6	5	4	3	2	1	0
INTES0	Х	0	0	1	Х	0	0	0
PACR	_	_	_	_	_	1	1	0
PAFC	_	_	_	_	_	1	1	1
PAFC2	Х	Х	_	_	_	0	_	_
SC0MOD0	0	0	0	0	0	0	0	0
SC0MOD1	1	1	0	0	0	0	0	0
SC0CR	0	0	0	0	0	0	0	0
BR0CR	0	0	1	1	0	1	0	0
SC0MOD0	0	0	1	0	0	0	0	9
SC0BUF	*	*	*	*	*	*	*	(*/

Set to I/O interface mode.
Set to full duplex mode.
Output SCLK, select rising edge
Set to 9600 bps.

Set receive to enable. Set transmission data.

Set transmission interrupt level, and disable receiving

Set to PA0 (RXD0), PA1 (TXD0), and PA2 (SCLK0).

Transmission interrupt routine Acc SC0BUF

SC0BUF \* \* \* \* \*
X: Don't care, -: No change

Read receiving data. Set transmission data.




#### (2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting serial channel mode register SC0MOD0<SM1:0> to 01.

In this mode, a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (Enabled).


Example: When transmitting data of the following format, the control registers should be set as described below. This explanation applies to channel 0.



## (3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting \$C0MOD0<\$M1:0> to 10. In this mode, a parity bit can be added (Use of a parity bit is enabled or disabled by the setting of \$C0CR<PE>); whether even parity or odd parity will be used is determined by the \$C0CR<EVEN> setting when \$C0CR<PE> is set to 1 (Enabled).

Example: When receiving data of the following format, the control registers should be set as described below:



### Main routine

Interrupt routine processing

Acc ← SC0CR AND 00011100

if Acc ≠ 0 then ERROR

Acc ← SC0BUF

X : Don't care, - : No change

Check for error.

Read receiving data.


## (4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SCOMODO<SM1:0> to 11. In this mode parity bit cannot be added.

In the case of transmission the MSB (9th bit) is programmed to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written and read, the MSB is read or written first, before the rest of the SCOBUF data.

## Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<br/><WU> to 1. The interrupt INTRX0 occurs only when <RB8> = 1.




Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.10.35 Serial Link Using Wakeup Function

## Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (Bit8) <TB8> is set to "1".




- 4. Each slave controller receives the above frame. If it matches with own select code, clears <WU> bit to "0".
- 5. The master controller transmits data to the specified slave controller whose SC0MOD0<br/>
  WU> bit is cleared to "0". The MSB (Bit8) <TB8> is cleared to "0".



6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSB (Bits or <RBs>) are set to "0", disabling INTRX0 interrupts. The slave controller (<WU> bit = "0") can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.



Example: To link two slave controllers serially with the master controller using the system clock f<sub>SYS</sub> as the transfer clock.



• Master controller setting

#### Main routine

PACR ← - - - - - 1 0
PAFC ← - - - - - 1 1
PAFC2 ← X X X - X X 0 X
INTES0 ← X 1 0 0 X 1 0 1

SCOMODO ← 1 0 1 0 1 1 1 0 SCOBUF ← 0 0 0 0 0 0 0 0 0

Interrupt routine (INTTX0)

Set PA0 to RXD0, and set PA1 to TXD0 pin.

Set INTTX0 to enable, and set interrupt level to level 4.
Set INTRX0 to enable, and set interrupt level to level 5.
Set to 9-bit UART mode, and set transfer clock to f<sub>SYS</sub>.
Set select code of slave 1.

Set TB8 to "0".

Set transmission data.

## Slave setting

#### Main routine

Set PA0 to RXD0, and PA1 to TXD0 (open-drain output).

Set INTRX0 to enable, and set interrupt level to level 5. Set INTRX0 to enable, and set interrupt level to level 6 Set to <WU> = "1" in 9-bit UART mode transfer clock  $f_{SYS}$ .

## Interrupt routine (INTRX0)

Acc ← SC0BUF if Acc = Select code Then – SC0MOD0

X : Don't care, -: No change

Clear to  $\langle WU \rangle = "0"$ .

## 3.10.5 Support for IrDA Mode

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.10.36 shows the block diagram.




Figure 3.10.36 Block Diagram of IrDA (SIO0)

#### (1) Modulation of transmission data

When the transmission data is 0, output "H" level with either 3/16 or 1/16 times for width of baud-rate (Selectable in software). Moreover, pulse width is chosen in SIROCR<PLSEL>.When data is "1", modem output "L" level.




Figure 3.10.37 Example of Modulation of Transmission Data (SIO0)

### (2) Modulation of receiving data

When the receive data has the effective high level pulse width (Software selectable), the modem outputs "0" to SIOO. Otherwise modem outputs "1" to SIOO. Effective pulse width is chosen in SIROCR SIROWD3:0>.




Figure 3:10.38 Example of Modulation of Receiving Data (SIO0)

#### (3) Data format

Format of transmission/receiving must set to data length 8-bit, without parity bit, 1 bit of stop bit.

Any other settings don't guarantee the normal operation.

#### (4) SFR

Figure 3.10.39 shows the control register SIROCR. If change setting this register, must set it after set operation of transmission/receiving to disable (Both <TXEN> and <RXEN> of this register should be clear to 0).

Any changing for this register during transmission or receiving operation doesn't guarantee the normal operation.

The following example describes how to set this register:

1) SIO setting

; Set SIO side.

 $\downarrow$ 

2) LD (SIROCR), 07H ; Set receiving effect pulse width to 16X+100ns.

3) LD (SIR0CR), 37H

; TXEN, RXEN enable the transmission and receiving.

 $\downarrow$ 

4) Transmission/receiving; The modem operates as follows

SIO0 starts transmitting.

IR receiver starts receiving.

#### (5) Notes

1. Making baud rate when using IrDA

In baud rate during using IrDA, must set "01" to SC0MOD0<SC1:0> in SIO by using baud rate generator.

TAOTRG, fSYS, SCLKO input of except for it can not using.

2. Output pulse width and baud rate generator during transmission IrDA

As the IrDA 1.0 physical layer specification, the data transfer speed and infra red pulse width is specified.

Table 3.10.5 Specification of Transfer Rate and Pulse Width

	Transfer Rate	Modulation	Transfer Rate Tolerance (% of Rate)	Minimum of Pulse Width	Typical of Pulse Width 3/16	Maximum of Pulse Width
\	2.4 kbps	RZI	± 0.87	1.41 μs	78.13 μs	88.55 μs
\	9.6 kbps	RZI	± 0.87	1.41 μs	19.53 μs	22.13 μs
_	19.2 kbps	RŹI( /	± 0.87	1.41 μs	9.77 μs	11.07 μs
/	38.4 kbps	RZI	± 0.87	1.41 μs	4.88 μs	5.96 μs
/	57.6 kbps	RZI 💛	± 0.87	1.41 μs	3.26 μs	4.34 μs
	115.2 kbps	RZI	± 0.87	1.41 μs	1.63 μs	2.23 μs

The infra-red pulse width is specified either baud rate T  $\times$  3/16 or 1.6  $\mu$ s (1.6  $\mu$ s is equal to T  $\times$  3/16 pulse width when baud rate is 115.2 kbps).

The TMP92CM27 has function which is selectable the transmission pulse width either 3/16 or 1/16. But T  $\times$  1/16 pulse width can be selected when the baud rate is equal or less than 38.4 kbps only. When 57.6 kbps and 115.2 kbps, the output pulse width should not be set to T  $\times$  1/16.

> As the same reason, + (16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate 115.2 kbps baud rate.

> Also when the 38.4 kbps and 1/16 pulse width, + (16 - K)/16 division function cannot be used.

Table 3.10.6 shows baud rate and pulse width for (16 – K)/16 division function.

Table 3.10.6 Baud Rate and Pulse Width for (16 - K)/16 Division Function

Output Pulse Width	Baud Rate 115.2 kbps	57.6 kbps	38.4 kbps	19.2 kbps	9.6 kbps	2.4 kbps
T × 3/16	×	0	0	0 (		0
T × 1/16	_	ı	×	0 ((		0

o: Can be used (16 - K)/16 division function.

x: Cannot be used (16 - K)/16 division function.

Cannot be set to T × 1/16 pulse width.

				-:	Cannot be se	et to 1 × 1/16 pulse width.	<b>\</b>
				((	77		
	7	6	5	4	(3)	2 1	0
Bit symbol	PLSEL	RXSEL	TXEN	RXEN	SIR0WD3	SIR0WD2 SIR0WD1 SIF	R0WD0
Read/Write				R	M		
After reset	0	0	0 <	(0)	0	0 0	0
Function	Selection transmission pulse width 0: 3/16 1: 1/16	Receiving data logic 0: "H" pulse 1: "L" pulse	Transmission data 0: Disable 1: Enable	Receiving operation 0: Disable 1: Enable	Set effective pu		
x = VfFPH.  0000 Cannot be set.  0001 Pulse width of equal or mo					ctive pulse width  oulse width $\geq 2x \times (Setting \ value)$ ual or more than $4x + 100 \ ns$ is equal or more than $30x + 100 \ ns$ is	effective	
$\wedge \wedge$					e of receiving o	·	
>,<				0 Disa	able receiving	operation.	

(Received input is ignored.) Enable receiving operation.

➤ Enable of transmission operation

Disable transmission operation (Input from SIO is ignored.) Enable transmission operation.

→ Select transmission pulse width

Pulse width of 3/16 0 Pulse width of 1/16

Note: If a pulse width complying with the IrDA 1.0 standard ( $1.6\mu s$ min.) can be guaranteed with a low baud rate, setting this bit to "1" shortens the duration of infrared ray activation resulting in reduced power dissipation.

Figure 3.10.39 IrDA Control Register0 (for SIO0)

## 3.11 Serial Bus Interface (SBI)

The TMP92CM27 has 2-channel serial bus interface. Serial bus interface (SBI0, SBI1) include following 2 operation modes.

I<sup>2</sup>C bus mode (Multi master)

Clocked-synchronous 8-bit SIO mode

The serial bus interface is connected to an external device through PC0(SDA0), PC1(SCL0), PC3(SDA1) and PC4(SCL1) in the I<sup>2</sup>C bus mode; and through PC0(SO0), PC1(SI0), PC2(SCK0), PC3(SO1), PC4(SI1) and PC5(SCK1) in the clocked-synchronous 8-bit SIO mode.

Each of the channels can be operated independently. Since both SBIO and SBII channels operate in the same manner, a channel explains only the case of SBIO.

Each pin is specified as follows: (SBI0)

	PCCR <pc2c, pc0c="" pc1c,=""></pc2c,>	PCFC <pc2f, pc0f="" pc1f,=""></pc2f,>	PCFC2 <pc1f2, pc0f2=""></pc1f2,>
I <sup>2</sup> C bus mode	X11	((// \) X11	( ) 11
Clocked-synchronous 8-bit SIO mode	000(SCK input) 100(SCK output)	111	On(Note)

X: Don't care

Note ) Set PCFC2<PC0F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.

Each pin is specified as follows: (SBI1)

	PCCR <pc5c, pc3c="" pc4c,=""></pc5c,>	PCFC <pc5f, pc3f="" pc4f,=""></pc5f,>	PCFC2 <pc4f2, pc3f2=""></pc4f2,>
I <sup>2</sup> C bus mode	X11,	X11)	11
Clocked-synchronous 8-bit SIO mode	000(SCK input) 100(SCK output)	111	0n(Note)

X: Don't care

Note ) Set PCFC2<PC3F2 > in the clocked-synchronous 8-bit SIO mode to "1" when the oped drain output is necessary.



## 3.11.1 Configuration




Figure 3.11.2 Serial Bus Interface (SBI1)

92CM27-261 2005-04-20

#### 3.11.2 Control

The following registers are used to control the serial bus interface and monitor the operation status.


- Serial bus interface control register 1 (SBI0CR1), (SBI1CR1)
- Serial bus interface control register 2 (SBI0CR2), (SBI1CR2)
- Serial bus interface data buffer register (SBI0DBR), (SBI1DBR)
- I2C bus address register (I2C0AR), (I2C1AR)
- Serial bus interface status register (SBI0SR), (SBÎ1SR)
- Serial bus interface baud rate register 0 (SBI0BR0), (SBI1BR0)
- Serial bus interface baud rate register 1 (SBI0BR1), (SBI1BR1)


The above registers differ depending on a mode to be used.

Refer to Section 3.11.4 "I<sup>2</sup>C Bus Mode Control Register" and 3.11.7 "Clocked synchronous 8-Bit SIO Mode Control".

# 3.11.3 Data Format in I<sup>2</sup>C Bus Mode

Data format in I<sup>2</sup>C bus mode is shown Figure 3.11.3





S: Start condition

R/ \overline{W}: Direction bit

ACK: Acknowledge bit

P: Stop condition


ŝ

Figure 3.11.3 Data Format in I<sup>2</sup>C Bus Mode

92CM27-262 2005-04-20

## 3.11.4 I<sup>2</sup>C Bus Mode Control Register

The following registers are used to control and monitor the operation status when using the serial bus interface (SBI0, SBI1) in the I<sup>2</sup>C bus mode.



- Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.
- Note 2: For the frequency of the SCL line clock, see section 3.11.5 (3) "Serial clock".
- Note 3: Initial data of SCK0 is "0", SWRMON is "1".
- Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.

Figure 3.11.4 Register for I<sup>2</sup>C Bus Mode (SBI0, SBI0CR1)

92CM27-263 2005-04-20

#### Serial Bus Interface Control Register 1 7 2 6 5 1 0 SBI1CR1 SCK0/ Bit symbol BC2 BC1 BC0 ACK SCK2 SCK1 **SWRMON** (1248H)Read/Write W R/W W R/W 0/1 (Note 3) After reset 0 Acknowledge Read-Function Select number of transferred bits Internal serial clock selection and mode software reset monitor modify-write (Note 1) specification instruction is (Note 2) 0:Not prohibited. generate 1:Generate Internal serial clock selection <SCK2:0> at write - kHz (Note4) 000 001 kHz (Note4) System clock: fc Clock gear 010 (n*≠7* kHz (Note4) 011 60.6 kHz fc = 16 MHz (Output to SCL 100 30.8 kHz 101 15.5 kHz Frequency 110 7.78 kHz 111 (Reserved) (Reserved) Software reset state monitor <SWRMON> at read During software reset Initial data Acknowledge mode selection Not generate clock pulse for acknowledge signal Generate clock for acknowledge signal Select number of bits transferred <ACK> = 0 <ACK> = 1 Number of Data length Number of Data length <BC2:0> clock clock pulses pulses 000 8 8 001 1 2 010 2 2 3 2 011 3 100 5 101 5 5 6 5 110 6 6 6 111 8

Note 1: Set the <BC2:0> to "000" before switching to a clocked-synchronous 8-bit SIO mode.

Note 2: For the frequency of the SCL line clock, see section 3.11.5 (3) "Serial clock".

Note 3: Initial data of SCK0 is "0", SWRMON is "1".

Note 4: This I2C bus circuit does not support fast mode, it supports standard mode only. The fscl speed can be selected over 100kbps by fc and <SCK2:0>, however it's irregular operation.


Figure 3.11.5 Register for I<sup>2</sup>C Bus Mode (SBI1, SBI1CR1)


92CM27-264 2005-04-20

## Serial Bus Interface Control Register 2

SBI0CR2 (1243H)

Readmodify-write instruction is prohibited.





Reading this register function as SBIOSR register. Note 1:

Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I2C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.


Figure 3.11.6 Register for I<sup>2</sup>C Bus Mode (SBI0, SBI0CR2)


92CM27-265 2005-04-20

## Serial Bus Interface Control Register 2

SBI1CR2 (124BH)

Readmodify-write instruction is prohibited.





Note 1: Reading this register function as SBI1SR register.

Note 2: Switch a mode to port mode after confirming that the bus is free.

Switch a mode between I<sup>2</sup>C bus mode and clocked-synchronous 8-bit SIO mode after confirming that input signals via port are high level.

Figure 3.11.7 Register for I<sup>2</sup>C Bus Mode (SBI1, SBI1CR2)

92CM27-266 2005-04-20

#### Serial Bus Interface Status Register 5 2 7 6 1 0 SBI0SR Bit symbol MST TRX ВВ PIN AL AAS AD0 LRB (1243H)Read/Write R After reset 0 0 D INTSBI0 Arbitration Slave address GENERAL Last I2C bus Read-Function Master/ Transmitter/ modify-write lost CALL received bit slave receiver status interrupt match instruction is detection detection monitor status status monitor request detection monitor monitor 0: "0" prohibited. selection selection monitor monitor 0: -Ø: Undetecte monitor monitor 0: Undetected 1: "1" 1: Detected 1: Detected 1: Detected Last received bit monitor Last received bit was "0". Last received bit was "1". GENERAL CALL detection monitor Undetected GENERAL CALL detected Slave address match detection monitor Undetected Slave address match or GENERAL CALL detected Arbitration lost detection monitor 0 Arbitration lost INTSBI0 interrupt request monitor Interrupt requested Interrupt released I<sup>2</sup>C bus status monitor 0 Free Busy Transmitter/receiver status monitor Receiver Transmitter Master/slave status monitor Slave 0 Master Note: Writing in this register functions as SBI0CR2.

Figure 3.11.8 Register for I<sup>2</sup>C Bus Mode (SBI0, SBI0SR)

#### Serial Bus Interface Status Register 5 2 7 6 1 0 SBI1SR Bit symbol MST TRX ВВ PIN AL AAS AD0 LRB (124BH) Read/Write R After reset 0 0 D INTSBI1 Arbitration Slave address GENERAL Last I2C bus Read-Function Master/ Transmitter/ modify-write lost CALL received bit slave receiver status interrupt match instruction is detection detection monitor status status monitor request detection monitor monitor 0: "0" prohibited. selection selection monitor monitor 0: -Ø: Undetecte monitor monitor 0: Undetected 1: "1" 1: Detected 1: Detected 1: Detected Last received bit monitor Last received bit was "0". Last received bit was "1". GENERAL CALL detection monitor Undetected GENERAL CALL detected Slave address match detection monitor Undetected Slave address match or GENERAL CALL detected Arbitration lost detection monitor 0 Arbitration lost INTSBI1 interrupt request monitor Interrupt requested Interrupt released I<sup>2</sup>C bus status monitor 0 Free Busy Transmitter/receiver status monitor Receiver Transmitter Master/slave status monitor Slave 0 Master Note: Writing in this register functions as SBI1CR2.

Figure 3.11.9 Register for I<sup>2</sup>C Bus Mode (SBI1, SBI1SR)

#### Serial Bus Interface Baud Rate Register 0 2 7 6 5 4 0 SBI0BR0 Bit symbol I2SBI0 (1244H)Read/Write W R/W After reset Read-IDLE2 Function Always modify-write 0: Stop write "0". instruction is 1: Run prohibited. Operation during IDLE 2 mode Ø Stop Run Serial Bus Interface Baud Rate Register 1 7 6 5 3 2 0 SBI0BR1 P4EN Bit symbol (1245H) Read/Write W W 0 After reset 0 Read-**Function** Internal Always modify-write clock write "0". instruction is 0: Stop prohibited. 1: Run Internal baud rate circuit control Stop Run Sirial Bus Interface Data Buffer Register */*5 7 6 4 2 1 0 DB6 DB7 DB5 DB4 DB3 DB2 DB1 DB0 SBI0DBR Bit symbol (1241H) Read/Write R (Receiving) W (Transmission) After reset Undefined Note 1: When writing transmission data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0). Readmodify-write SBIODBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is instruction is prohibited. prohibited. Note 3: Written data in SBI0DBR is cleared by INTSBI0 signal. 1<sup>2</sup>C Bus Address Register 7 6 5 4 3 2 1 0 I2C0AR Bit symbol SA6 SA5 SA4 SA3 SA2 SA0 ALS SA1 (1242H) Read/Write W After reset 0 D 0 0 0 0 Read-Function/ Slave address selection for when device is operating as slave device Address modify-write recognition instruction is mode prohibited. specification Address recognition mode specification Slave address recognition 1 Non slave address recognition

Figure 3.11.10 Register for I<sup>2</sup>C Bus Mode (SBI0, SBI0BR0, SBI0BR1, SBI0DBR, I2C0AR)

#### Serial Bus Interface Baud Rate Register 0 4 2 7 6 5 0 SBI1BR0 Bit symbol I2SBI0 (124CH) Read/Write W R/W After reset Read-IDLE2 Function Always modify-write 0: Stop write "0". instruction is 1: Run prohibited. Operation during IDLE 2 mode Ø Stop Run Serial Bus Interface Baud Rate Register 1 7 6 5 3 2 0 SBI1BR1 P4EN Bit symbol (124DH) Read/Write W W 0 After reset 0 Read-**Function** Internal Always modify-write clock write "0". instruction is 0: Stop prohibited. 1: Run Internal baud rate circuit control ⟨0 Stop Run Sirial Bus Interface Data Buffer Register */*5 7 6 4 2 1 0 DB6 DB7 DB5 DB4 DB3 DB2 DB1 DB0 SBI1DBR Bit symbol (1249H) Read/Write R (Receiving) W (Transmission) After reset Undefined Read-Note 1: When writing transmission data, start from the MSB (Bit7). Receiving data is placed from LSB (Bit0). modify-write SBI1DBR can't be read the written data. Therefore read-modify-write instruction (e.g., "BIT" instruction) is instruction is prohibited. prohibited. Note 3: Written data in SBI1DBR is cleared by INTSBI1 signal. 1<sup>2</sup>C Bus Address Register 7 6 5 4 3 2 1 0 I2C1AR Bit symbol SA6 SA5 SA4 SA2 SA0 ALS SA3 SA1 (124AH) Read/Write W After reset 0 D 0 0 0 0 Read-Function/ Slave address selection for when device is operating as slave device Address modify-write recognition instruction is mode prohibited. specification Address recognition mode specification Slave address recognition 1 Non slave address recognition

Figure 3.11.11 Register for I<sup>2</sup>C Bus Mode (SBI1, SBI1BR0, SBI1BR1, SBI1DBR, I2C1AR)

92CM27-270 2005-04-20

# 3.11.5 Control in I<sup>2</sup>C Bus Mode

# (1) Acknowledge mode specification

Set the SBIOCR1<ACK> to 1 for operation in the acknowledge mode. The TMP92CM27 generates an additional clock pulse for an acknowledge signal when operating in master mode. In the transmitter mode during the clock pulse cycle, the SDA0 pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during the clock pulse cycle, the SDA0 pin is set to the low in order to generate the acknowledge signal.

Clear the <ACK> to 0 for operation in the non-acknowledge mode, the TMP92CM27 does not generate a clock pulse for the acknowledge signal when operating in the master mode.

## (2) Select number of transfer bits


The SBI0CR1<BC2:0> is used to select a number of bits for next transmission/receiving data.

Since the <BC2:0> is cleared to 000 as a start condition, a slave address and direction bit are transferred in 8 bits. Other than these, the <BC2:0> retains a specified value.

# (3) Serial clock

#### 1. Clock source

The SBI0CR1<SCK2:0> is used to select a maximum transfer frequency outputted on the SCL pin in master mode. Set the baud rates, which have been calculated according to the formula below, to meet the specifications of the I<sup>2</sup>C bus, such as the smallest pulse width of thew.



Note1: fSBI shows fSYS.

Note2: In a setup of prescaler of SYSCR0, the fc/16 mode cannot be used at the time of SBI circuit use.

Figure 3.11.12 Clock Source

92CM27-271 2005-04-20

#### Clock synchronization

In the I<sup>2</sup>C bus mode, in order to wired-AND a bus, a master device which pulls down a clock line to low level, in the first place, invalidate a clock pulse of another master device which generates a high-level clock pulse. The master device with a high-level clock pulse needs to detect the situation and implement the following procedure.

The TMP92CM27 has a clock synchronization function for normal data transfer even when more than one master exists on the bus.

The example explains the clock synchronization procedures when two masters simultaneously exist on a bus.

Internal SCL output (Master A) Internal SCL output (Master B) SCL line




Figure 3.11.13 Clock Synchronization

As master A pulls down the internal SCL output to the low level at point "a", the SCL line of the bus becomes the low level. After detecting this situation, master B resets a counter of high-level width of an own clock pulse and sets the internal SCL output to the low level.

Master A finishes counting low-level width of an own clock pulse at point "b" and sets the internal SCL output to the high level. Since master B holds the SCL line of the bus at the low level, master A waits for counting high-level width of an own clock pulse. After master B finishes counting low-level width of an own clock pulse at point "c" and master A detects the SCL line of the bus at the high level, and starts counting high level of an own clock pulse. The clock pulse on the bus is determined by the master device with the shortest high-level width and the master device with the longest low-level width from among those master devices connected to the bus.

4) Slave address and address recognition mode specification

When the TMP92CM27 is used as a slave device, set the slave address <SA6:0> and <ALS> to the I2COAR. Clear the <ALS> to "0" for the address recognition mode.

(5) Master/slave selection

Set the SBIOCR2 MST> to "1" for operating the TMP92CM27 as a master device. Clear the SBIOCR2<MST> to "0" for operation as a slave device. The <MST> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

92CM27-272 2005-04-20

#### (6) Transmitter/receiver selection

Set the SBIOCR2<TRX> to "1" for operating the TMP92CM27 as a transmitter. Clear the <TRX> to "0" for operation as a receiver. In slave mode, when transfer data in addressing format, when received slave address is same value with setting value to I2COAR, or GENERAL CALL is received (All 8-bit data are "0" after a start condition), the <TRX> is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and <TRX> is cleared to "0" by the hardware if the bit is "0".

In the master mode, after an acknowledge signal is returned from the slave device, the <TRX> is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The <TRX> is cleared to "0" by the hardware after a stop condition on the bus is detected or arbitration is lost.

### (7) Start/stop condition generation

When programmed "1111" to SBIOCR2 MST, TRX, BB, PIN> in during SBIOSR<BB> is "0", slave address and direction bit which are set to SBIODBR and start condition are output on a bus. And it is necessary to set transmitted data to the data buffer register (SBIODBR) and set "1" to <ACK> beforehand.




Figure 3.11.14 Generation of Start Condition and Slave Address

When programmed "0" to SBI0CR2<BB> and "111" to <MST, TRX, PIN> in during SBI0SR<BB> is "1", start a sequence of stop condition output. Do not modify the contents of <MST, TRX, BB, and PIN> until a stop condition is generated on a bus.



Figure 3.11.15 Generation of Stop Condition

The state of the bus can be ascertained by reading the contents of SBIOSR<BB>. SBIOSR<BB> will be set to 1 (Bus busy status) if a start condition has been detected on the bus, and will be cleared to 0 if a stop condition has been detected (Bus free status).

In addition, since there is a restrictions matter about stop condition generating in master mode, please refer to 3.11.6.(4) " Stop condition generation ".

92CM27-273 2005-04-20

### (8) Interrupt service requests and interrupt cancellation

When a serial bus interface interrupt request 0 (INTSBI0) occurs, the SBI0SR2 <PIN> is cleared to "0". During the time that the SBI0SR2<PIN> is "0", the SCL line is pulled down to the low level.

The <PIN> is cleared to "0" when end of transmission or receiving 1 word of data. And when writing data to SBI0DBR or reading data from SBI0DBR, <PIN> is set to "1".

The time from the <PIN> being set to "1" until the SCL line is released takes tLOW.

In the address recognition mode (<ALS> = 0), <PIN> is eleared to "0" when the received slave address is the same as the value set at the I2COAR or when a GENERAL CALL is received (All 8-bit data are "0" after a start condition). Although SBIOCR2<PIN> can be set to "1" by the program, the <PIN> is not clear it to "0" when it is programmed "0".

### (9) Serial bus interface operation mode selection

SBIOCR2<SBIM1:0> is used to specify the serial bus interface operation mode. Set SBIOCR2<SBIM1:0> to "10" when the device is to be used in I<sup>2</sup>C bus mode after confirming pin condition of serial bus interface to "H".

Switch a mode to port after confirming a bus is free.

### (10) Arbitration lost detection monitor

Since more than one master device can exist simultaneously on the bus in I<sup>2</sup>C bus mode, a bus arbitration procedure has been implemented in order to guarantee the integrity of transferred data.

Data on the SDA line is used for I2C bus arbitration

The following shows an example of a bus arbitration procedure when two master devices exist simultaneously on the bus. Master A and master B output the same data until point "a". After master A outputs "L" and master B, "H", the SDA line of the bus is wire-AND and the SDA line is pulled down to the low level by master A. When the SCL line of the bus is pulled up at point b, the slave device reads the data on the SDA line, that is, data in master A. A data transmitted from master B becomes invalid. The state in master B is called "ARBITRATION LOST". Master B device that loses arbitration releases the internal SDA output in order not to affect data transmitted from other masters with arbitration. When more than one master sends the same data at the first word, arbitration occurs continuously after the second word.




Figure 3.11.16 Arbitration Lost

92CM27-274 2005-04-20

The TMP92CM27 compares the levels on the bus's SDA line with those of the internal SDA output on the rising edge of the SCL line. If the levels do not match, arbitration is lost and SBIOSR<AL> is set to "1".

When SBI0SR<AL> is set to "1", SBI0SR<MST, TRX> are cleared to "00" and the mode is switched to slave receiver mode. Thus, clock output is stopped in data transfer after setting <AL> = "1".

SBIOSR <AL> is cleared to "0" when data is written to or read from SBIODBR or when data is written to SBIOCR2.




Figure 3.11.17 Example of when TMP92CM27 is a Master Device B (D7A = D7B, D6A = D6B)

# (11) Slave address match detection monitor

SBIOSR AAS operates following in during slave mode; In address recognition mode (e.g., when I2COAR ALS = "0"), when received GENERAL CALL or same slave address with value set to I2COAR, SBIOSR AAS is set to "1". When ALS = "1", SBIOSR AAS is set to "1" after the first word of data has been received. SBIOSR AAS is cleared to "0" when data is written to SBIODBR or read from SBIODBR.

# (12) GENERAL CALL detection monitor

SBIOSR<ADO> operates following in during slave mode; when received GENERAL CALL (all 8-bit data is "0", after a start condition), SBIOSR<ADO> is cleared to "0" when a start condition or stop condition on the bus is detected.

# (13) Last received bit monitor

The value on the SDA line detected on the rising edge of the SCL line is stored in the SBI0SR<LRB>. In the acknowledge mode, immediately after an INTSBI0 interrupt request has been generated, an acknowledge signal is read by reading the contents of the SBI0SR<LRB>.

#### (14) Software reset function

The software reset function is used to initialize the SBI circuit, when SBI is rocked by external noises, etc.

When write first "10" next "01" to SBI0CR2<SWRST1:0>, reset signal is inputted to serial bus interface circuit, and circuit is initialized. All command registers except SBI0CR2<SBIM1:0> and status flag except SBI0CR2<SBIM1:0> are initialized to value of just after reset. SBI0CR1<SWRMON> is set to "1" automatically when completed initialization of serial bus interface.

### (15) Serial bus interface data buffer register (SBI0DBR)

The received data can be read and transmission data can be written by reading or writing SBI0DBR.

In the master mode, after the slave address and the direction bit are set in this register, the start condition is generated.

# (16) I2C bus address register (I2C0AR)

I2C0AR<SA6:0> is used to set the slave address when the TMP92CM27 functions as a slave device.

The slave address outputted from the master device is recognized by setting the I2COAR<ALS> to "0". And, the data format becomes the addressing format. When set <ALS> to "1", the slave address is not recognized, the data format becomes the free data format.

# (17) Baud rate register (SBIOBR1)

Write "1" to baud rate circuit control register SBI0BR1<P4EN> before using I2C bus.

# (18) Setting register for IDLE2 mode operation (SBIOBRO)

SBI0BR0<I2SBI0> is the register setting operation/stop during IDLE2 mode. Therefore, setting <I2SBI0> is necessary before the HALT instruction is executed.



# 3.11.6 Data Transfer in I<sup>2</sup>C Bus Mode

#### (1) Device initialization

In first, set the SBI0BR1<P4EN>, SBI0CR1<ACK, SCK2:0>. Set SBI0BR1<P4EN> to "1" and clear bits 7 to 5 and 3 in the SBI0CR1 to "0".

Next, set a slave address <SA6:0> and the <ALS> (<ALS> = "0" when an addressing format) to the I2C0AR.

And, write "000" to SBI0CR2<MST, TRX, BB>, "1" to <PIN> "10" to <SBIM1:0> and "00" to <SWRST1:0>. Set initialization status to slave receiver mode by this setting.

## (2) Start condition and slave address generation

#### 1. Master mode

In the master mode, the start condition and the slave address are generated as follows.

In first, check a bus free status (when SBIOSR<BB> = "0").

Set the SBIOCR1<ACK> to "1" (Acknowledge mode) and specify a slave address and a direction bit to be transmitted to the SBIODBR.

When SBIOSR<BB> = "0", the start condition are generated by writing "1111" to SBIOCR2<MST, TRX, BB, PIN>. Subsequently to the start condition, nine clocks are output from the SCL pin. While eight clocks are output, the slave address and the direction bit which are set to the SBIODBR. At the 9th clock, the SDA line is released and the acknowledge signal is received from the slave device.

An INTSBI interrupt request generate at the falling edge of the 9th clock. The <PIN> is cleared to "0" In the master mode, the SCL pin is pulled down to the low level while <PIN> is "0" When an interrupt request is generated, the <TRX> is changed according to the direction bit only when an acknowledge signal is returned from the slave device.

#### 2. Slave mode

In the slave mode, the start condition and the slave address are received.

After the start condition is received from the master device, while eight clocks are output from the SCL pin, the slave address and the direction bit that are output from the master device are received.

When a GENERAL CALL or the same address as the slave address set in I2COAR is received, the SDA line is pulled down to the low level at the 9th clock, and the acknowledge signal is output.

An INTSBIO interrupt request is generated on the falling edge of the 9th clock. The <PIN> is cleared to "0". In slave mode the SCL line is pulled down to the low level while the <RIN> = "0".






Figure 3.11.18 Start Condition and Slave Address Generation

#### (3) 1-word data transfer

Check the <MST> by the INTSBI0 interrupt process after the 1-word data transfer is completed, and determine whether the mode is a master or slave.

1. If  $\langle MST \rangle = "1"$  (Master mode)

Check the <TRX> and determine whether the mode is a transmitter or receiver.

# When the <TRX> = "1" (Transmitter mode)

Check the <LRB>. When <LRB> is "1", a receiver does not request data. Implement the process to generate a stop condition (Refer to 3.11.6 (4)) and terminate data transfer.

When the <LRB> is "0" the receiver is requests new data. When the next transmitted data is 8 bits, write the transmitted data to SBI0DBR. When the next transmitted data is other than 8 bits, set the <BC2:0> <ACK> and write the transmitted data to SBI0DBR. After written the data, <PIN> becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL0 pin, and then the 1 word data is transmitted. After the data is transmitted, an INTSBI0 interrupt request generates. The <PIN> becomes "0" and the SCL0 line is pulled down to the low level. If the data to be transferred is more than one word in length, repeat the procedure from the <LRB> checking above.




Figure 3.11.19 Example in which <BC2:0> = "000" and <ACK> = "1" (Transmitter mode)

92CM27-278 2005-04-20

#### When the <TRX> is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set <BC2:0> <ACK> and read the received data from SBI0DBR to release the SCL0 line (Data which is read immediately after a slave address is sent is undefined). After the data is read, <PIN> becomes "1". Serial clock pulse for transferring new 1 word of data is defined SCL and outputs "L" level from SDA0 pin with acknowledge timing.

An INTSBI0 interrupt request then generates and the <PIN> becomes "0", Then the TMP92CM27 pulls down the SCL pin to the low level. The TMP92CM27 outputs a clock pulse for 1 word of data transfer and the acknowledge signal each time that received data is read from the SBI0DBR.




Figure 3.11.20 Example of when <BC2:0> = "000", <ACK> = "1" (Receiver mode)

In order to terminate the transmission of data to a transmitter, clear <ACK> to "0" before reading data which is 1 word before the last data to be received. The last data word does not generate a clock pulse as the acknowledge signal. After the data has been transmitted and an interrupt request has been generated, set <BC2:0> to "001" and read the data. The TMP92CM27 generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA0 line on the bus remains high. The transmitter receives the high signal as an ACK signal. The receiver indicates to the transmitter that the data transfer is completed.

After the one data bit has been received and an interrupt request has been generated, the TMP92CM27 generates a stop condition (See section 3.11.6 (4)) and terminates data transfer.




Figure 3.11.21 Termination of Data Transfer (Master receiver mode)

92CM27-279 2005-04-20

#### 2. If $\langle MST \rangle = 0$ (Slave mode)

In the slave mode the TMP92CM27 operates either in normal slave mode or in slave mode after losing arbitration.

In the slave mode, an INTSBIO interrupt request generate when the TMP92CM27 receives a slave address or a GENERAL CALL from the master device, or when a GENERAL CALL is received and data transfer is completed, or after matching received address. In the master mode, the TMP92CM27 operates in a slave mode if it losing arbitration. An INTSBIO interrupt request is generated when a word data transfer terminates after losing arbitration. When an INTSBIO interrupt request is generated the <PIN> is cleared to "0" and the SCL pin is pulled down to the low level. Either reading/writing from/to the SBIODBR or setting the <PIN> to "1" will release the SCL pin after taking tLow time.


Check the SBIOSR<AL>, <TRX>, <AAS>, and <ADO> and implements processes according to conditions listed in the next table.

Table 3.11.1 Operation in the Slave Mode

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	Conditions	Process	
1	1	1	0	The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address for which the value of the direction bit sent from another master is "1".	Set the number of bits of single word to <bc2:0>, and write the transmit data to SBIODBR.</bc2:0>	
	0	1	0	In salve receiver mode, the TMR92CM27 receives a slave address for which the value of the direction bit sent from the master is "1".		
		0	0	In salve transmitter mode, transmission of data of single word is terminated.	Check the <lrb>, If <lrb> is set to "1", set <pin> to "1", reset "0" to <trx> and release the bus for the receiver no request next data. If <lrb> was cleared to "0", set bit number of single word to <bc2:0> and write the transmit data to SBIODBR for the receiver requests next data.</bc2:0></lrb></trx></pin></lrb></lrb>	
0	1 <		1/0	The TMP92CM27 detects arbitration lost when transmitting a slave address, and receives a slave address or GENERAL CALL for which the value of the direction bit sent from another master is "0".	Read the SBI0DBR for setting the <pin> to "1" (Reading dummy data) or set the <pin> to "1".</pin></pin>	
		0	0	The TMP92CM27 detects arbitration lost when transmitting a slave address or data, and transfer of word terminates.		
		1	1/0	In slave receiver mode the TMP92CM27 receives a slave address or GENERAL CALL for which the value of the direction bit sent from the master is "0".		
		0	1/0	In slave receiver mode the TMP92CM27 terminates receiving word data.	Set bit number of single word to <bc2:0>, and read the receiving data from SBI0DBR.</bc2:0>	

# (4) Stop condition generation

When SBI0SR<BB> = 1, the sequence for generating a stop condition is started by writing "111" to SBI0CR2<MST, TRX, PIN> and "0" to SBI0CR2<BB>. Do not modify the contents of SBI0CR2<MST, TRX, PIN, BB> until a stop condition has been generated on the bus. When the bus's SCL line has been pulled low by another device, the TMP92CM27 generates a stop condition when the other device has released the






Figure 3.11.23 Stop Condition Generation (Multi master)


92CM27-281 2005-04-20

#### (5) Restart

Restart is used during data transfer between a master device and a slave device to change the data transfer direction. The following description explains how to restart when this device is in the master mode.

Clear the SBI0CR2<MST, TRX, BB> to "000" and set the SBI0CR2<PIN> to "1" to release the bus. The SDA0 line remains the high level and the SCL0 pin is released. Since a stop condition is not generated on the bus, other devices assume the bus to be in a busy state. Check the SBI0SR<BB> until it becomes "0" to check that the SCL0 pin of this device is released. Check the <LRB> until it becomes 1 to check that the SCL line on a bus is not pulled down to the low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure described in 3.11.6 (2).

In order to meet setup time when restarting, take at least  $4.7 \,\mu s$  of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.



2005-04-20

# 3.11.7 Clocked-synchronous 8-bit SIO Mode Control

The following registers are used to control and monitor the operation status when the serial bus interface (SBI) is being operated in clocked synchronous 8-bit SIO mode.




Figure 3.11.25 Register for the SIO Mode (SBI0, SBI0CR1, SBI0DBR)

92CM27-283 2005-04-20

#### Serial Bus Interface 1 Control Register 1 2 7 6 5 4 0 SBI1CR1 Bit symbol SIOS SIOINH SIOM1 SIOM0 SCK2 SCK1 SCK0 (1248H)Read/Write W W After reset 0 0 0 0 Transfer Transfer mode select Continue/ Function Serial clock selection and reset monitor Readstart abort 00: Transmit mode modify-write 0: Stop transfer 01: (Reserved) instruction is 1: Start 0: Continue 10: Transmit/receive mode prohibited. transfer 11: Receive mode 1: Abort transfer Serial clock selection <SCK2:0> at write 000 n=41 MH≥ 500 kHz 001 n = 5n=6010 250 kHz System clock: fc $f_c = 16MHz$ (SCL output to SCK pin) 011 125 kHZ 62.5 kHz 100 n \( \) 101 n = 9 31.25 kHz [Hz] n = 10 15.625 kHz 110 /111 (External clock: SCK0) Transfer mode selection 00 8-bit transmit mode 01/ (Reserved) 10 8-bit transmit/receive mode 8-bit receive mode Continue/abort transfer Continue transfer Abort transfer (Automatically cleared after transfer aborted) Indicate transfer start/stop 0 Stop Start Note: Set the transfer mode and the serial clock after setting <SIOS> to "0" and <SIOINH> to "1". Serial Bus Interface 1 Data Buffer Register 7 2 0 6 5 3 1 SBI1DBR Bit symbol DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 (1249H)Read/Write R (Receiver)/W (Transfer) Read-modify-write instruction is prohibited. After reset Undefined

Figure 3.11.26 Register for the SIO Mode(SBI1, SBI1CR1, SBI1DBR)

92CM27-284 2005-04-20

#### Serial Bus Interface 0 Control Register 2 2 6 5 4 1 0 SBI0CR2 SBIM1 SBIM0 Bit symbol (1243H) Read/Write W W After reset Serial bus interface Function Read-(Note 2) (Note 2) operation mode selection modify-write 00: Port mode instruction is 01: SIO mode prohibited. 10: I2C bus mode 11: (Reserved) Note 1: Set the SBI0CR1<BC2:0> to "000" before switching Serial bus interface operation mode selection to a clocked-synchronous 8-bit SIO mode Port mode (Serial bus interface output disabled) Note 2: Please always write "00" to SBI0CR2<1:0>. Clocked-synchronous 8-bit SIO mode 01 I2C bus mode 11 (Reserved) Serial Bus Interface 0 Status Register 7 3 6 5 4 ∕2 0 SBI0SR SIOF SEF Bit symbol (1243H) Read/Write R After reset 0 (0 **Function** Serial Shift transfer operation ștạtus operation status monitor, monitor Shift operation status monitor Serial transfer operating status monitor Transfer terminated Shift operation terminated Transfer in progress Shift operation in progress Serial Bus Interface 0 Baud Rate Register 0 5 2 1 0 SBI0BR0 12SBI0 Bit symbol (1244H)Read/Write R/W W After reset )o) Read-0 Always write IDLE2 modify-write Function "Õ". instruction is 0: Stop prohibited. 1: Operate Operation in IDLE2 mode Clocked-syncronous mode cannot operate in IDLE2 mode. 0 Stop Operate Serial Bus Interface 0 Baud Rate Register 1 5 2 1 0 SBI0BR1 (P4EN) Bit symbol (1245H) Read/Write W ₩ ď After reset Read-Internal **Function** Always write modify-write clock instruction is 0: Stop prohibited. 1: Operate Baud rate clock control 0 Stop 1 Operate

Figure 3.11.27 Register for the SIO Mode (SBI0, SBI0CR2, SBI0SR, SBI0BR0, SBI0BR1)

#### Serial Bus Interface 1 Control Register 2 2 7 6 5 4 1 0 SBI1CR2 SBIM1 SBIM0 Bit symbol (124BH) Read/Write W W W 6 0 0 After reset Serial bus interface Read-Function (Note 2) (Note 2) operation mode selection modify-write 00: Port mode instruction is 01: SIO mode prohibited. 10: I2C bus mode 11: (Reserved) Note 1: Set the SBI0CR1<BC2:0> to "000" before switching Serial bus interface operation mode selection to a clocked-synchronous 8-bit SIO mode Port mode (Serial bus interface output disabled) Note 2: Please always write "00" to SBICR2<1:0>. Clocked-synchronous 8-bit SIO mode 01 10 12C bus mode (Reserved) Serial Bus Interface 1 Status Register 7 6 4 3 0 5 ^2 SBI1SR Bit symbol ∕SIOF SEF (124BH) Read/Write R After reset 0 0 Serial Shift **Function** transfer operation operation status status monitor monitor Serial transfer operating status monitor Shift operation status monitor Transfer terminated Shift operation terminated Transfer in progress Shift operation in progress Serial Bus Interface 1 Baud Rate Register 0 7 6 5 2 0 1 SBI1BR0 Bit symbol /12SB10 (124CH) Read/Write W k/w Read-After reset \O) Always write IDLE2 modify-write Function instruction is 0: Stop prohibited. 1: Operate Operation in IDLE2 mode Clocked-syncronous mode cannot operate in IDLE2 mode. Stop Operate Serial Bus Interface 1 Baud Rate Register 1 5 4 3 2 1 0 6 SBI1BR1 Bit symbol P4EN (124DH) Read/Write W W After reset 6/ Read-Internal **Function** Always write modify-write clock instruction is 0: Stop prohibited. 1: Operate Baud rate clock control 0 Stop 1 Operate

Figure 3.11.28 Register for the SIO Mode (SBI1, SBI1CR2, SBI1SR, SBI1BR0, SBI1BR1)

#### (1) Serial Clock

#### 1. Clock source

SBI0CR1<SCK2:0> is used to select the following functions:

## Internal clock

In internal clock mode one of seven frequencies can be selected. The serial clock signal is output to the outside on the SCKO pin. The SCKO pin goes high when data transfer starts. When the device is writing (in transmit mode) or reading (in receive mode), data cannot follow the serial clock rate, so an automatic wait function is executed which automatically stops the serial clock and holds the next shift operation until reading or writing has been completed.




Figure 3.11.29 Automatic Wait Function

# External clock (<SCK2:0> = "111")

An external clock input via the SCKO pin is used as the serial clock. In order to ensure the integrity of shift operations, both the high and low-level serial clock pulse widths shown below must be maintained. The maximum data transfer frequency is 1 MHz (when  $f_C = 16 \text{ MHz}$ ).




Figure 3.11.30 Maximum Data Transfer Frequency when External Clock Input



# 2. Shift edge


Data is transmitted on the leading edge of the clock and received on the trailing edge.

# Leading edge shift

Data is shifted on the leading edge of the serial clock (on the falling edge of the SCK0 pin input/output).

# Trailing edge shift

Data is shifted on the trailing edge of the serial clock (on the rising edge of the SCK0 pin input/output).



92CM27-288 2005-04-20

#### (2) Transfer modes

The SBI0CR1<SIOM1:0> is used to select a transmit, receive or transmit/receive mode.

#### 1. 8-bit transmit mode

Set a control register to a transmit mode and write transmission data to the SBIODBR.

After the transmit data has been written, set the SBIOCRI SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIODBR to the shift register and output, starting with the least significant bit (LSB), via the SOO pin and synchronized with the serial clock. When the transmission data has been transferred to the shift register, the SBIODBR becomes empty. The INTSBIO (Buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and the automatic wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmission data is written, the automatic wait function is canceled.


When the external clock is used, data should be written to the SBIODBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIODBR by the interrupt service program.

When the transmit is started, after the SBIOSR SIOF goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCK.

For stopping data transmission, when the <SIOS> is cleared to "0" by the INTSBIO interrupt service program or when the <SIOINH> is set to "1". When the <SIOS> is cleared to "0", the transmitted mode ends when all data is output. In order to confirm whether data is being transmitted properly by the program, the <SIOF> to be sensed. The SBIOSR<SIOF> is cleared to "0" when transmission has been completed. When the <SIOINH> is set to "1", transmitting datat stops. The <SIOF> turns "0".

When the external clock is used, it is also necessary to clear the <SIOS> to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.





**TOSHIBA** 

Note:




Figure 3.11.33 Transmission Data Hold Time at End Transmit

#### 2. 8-bit receive mode

Set the control register to receive mode and set the SBIOCR1<SIOS> to "1" for switching to receive mode. Data is received into the shift register via the SIO pin and synchronized with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIODBR. The INTSBIO (Buffer full) interrupt request is generated to request that the received data be read. The data is then read from the SBIODBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and the automatic wait function will be in effect until the received data is read from the SBIODBR.

When the external clock is used, since shift operation is synchronized with an external clock pulse, the received data should be read from the SBI0DBR before the next serial clock pulse is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when an external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when the received data is read.

Receiving of data ends when the <SIOS> is cleared to "0" by the INTSBIO interrupt service program or when the <SIOINH> is set to "1". If <SIOS> is cleared to "0", received data is transferred to the SBIODBR in complete blocks. The received mode ends when the transfer is completed. In order to confirm whether data is being received properly by the program, the SBIOSR<SIOF> to be sensed. The <SIOF> is cleared to "0" when receiving is completed. When it is confirmed that receiving has been completed, the last data is read. When the <SIOINH> is set to "1", data receiving stops. The <SIOF> is cleared to "0" (The received data becomes invalid, therefore no need to read it).

When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data receiving by clearing the <SIOS> to "0", read the last data, then change the mode.

92CM27-291 2005-04-20




Figure 3.11.34 Receiver Mode (Example: Internal clock)

#### 3. 8-bit transmit/receive mode

Set a control register to a transmit/receive mode and write data to the SBI0DBR. After the data is written, set the SBI0CR1<SIOS> to "1" to start transmitting/receiving. When data is transmitted, the data is output from the SO0 pin, starting from the least significant bit (LSB) and synchronized with the leading edge of the serial clock signal. When data is received, the data is input via the SI0 pin on the trailing edge of the serial clock signal. 8-bit data is transferred from the shift register to the SBI0DBR and the INTSBI0 interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the data which is to be transmitted. The SBI0DBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used the automatic wait function will be in effect until the received data is read and the new data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, the received data is read and transmitted data is written before a new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time at which received data is read and transmitted data is written.

When the transmit is started, after the SBIOSR<SIOF> goes "1" output from the SOO pin holds final bit of the last data until falling edge of the SCK.

Transmitting/receiving data ends when the <SIOS> is cleared to "0" by the INTSBIO interrupt service program or when the SBIOCR1<SIOINH> is set to "1". When the <SIOS> is cleared to "0", received data is transferred to the SBIODBR in complete blocks. The transmit/receive mode ends when the transfer is completed. In order to confirm whether data is being transmitted/received properly by the program, set the SBIOSR to be sensed. The <SIOF> is cleared to "0" when transmitting/receiving is completed. When the <SIOINH> is set to "1", data transmitting/receiving stops. The <SIOF> is then cleared to "0".

Note: When the transfer mode is changed, the contents of the SBI0DBR will be lost. If the mode must be changed, conclude data transmitting/receiving by clearing the <SIOS> to "0", read the last data, and then change the transfer mode.

92CM27-292 2005-04-20




Figure 3.11.35 Transmission/Receiving Mode (when an external clock is used)




Figure 3.11.36 Transmission Data Hold Time at End of Transmission/Receiving



# 3.12 High Speed SIO (HSC)

TMP92CM27 includes 2 High Speed SIO channels. Each channel is called HSC0 and HSC1. Each channel supports only the master mode in I/O interface mode (synchronous transmission). The features as follows.

- 1) Double buffer (Transmit/Receive)
- 2) Generate CRC7 and CRC16 of Transmit/Receive data
- 3) Baud Rate: 10Mbps max
- 4) MSB/LSB-first
- 5) 8/16bit data length
- 6) Clock Rising/Falling edge
- 7) The interruption function of each 1 channel: INTHSC0/INTHSC1

Read, Mask, Clear interrupt and Clear enable can control each 4 interrupts

RFR0/1 (Receive buffer of HSC0RD/HSC1RD Fall),

RFW0/1 (Transmission buffer of HSC0TD/HSC1TD: Empty),

RENDO/1 (Receive buffer of HSCORS/HSC1RS: Full),

TENDO/1 (Transmission buffer of HSCOTS/HSC1TS: Empty)

RFR0/1, RFW0/1 can high-speed transaction by micro DMA

High Speed SIO channels 0 to 1 can be used independently.

All channels operate in the same function except for the following points; hence only the operation of channel 0 is explained below.

Table 3.12.1 Differences between each Channels

19/4	HSC0	HSC1
Pin name	HSSI0 (PD0)	HSSI1 (PL4)
	HSS00 (PD1)	HSSO1 (PL5)
	HSSCLK0 (PD2)	HSCLK1 (PL6)
SFR	HSC0MD (C00H/C01H)	HSC1MD (C20H/C21H)
(address)	HSC0CT (C02H/C03H)	HSC1CT (C22H/C23H)
~	HSC0ST (C04H/C05H)	HSC1ST (C24H/C25H)
	HSC0CR (C06H/C07H)	HSC1CR (C26H/C27H)
	HSC0IS (C08H/C09H)	HSC1IS (C28H/C29H)
	(HSC0WE (C0AH/C0BH)	HSC1WE (C2AH/C2BH)
\	HSC0IE (C0CH/C0DH)	HSC1IE (C2CH/C2DH)
	HSC0IR (C0EH/C0FH)	HSC1IR (C2EH/C2FH)
$\nearrow$ (( $\nearrow$	HSC0TD (C10H/C11H)	HSC1TD (C30H/C31H)
	HSC0RD (C12H/C13H)	HSC1RD (C32H/C33H)
7/	HSC0TS (C14H/C15H)	HSC1TS (C34H/C35H)
~ \	HSC0RS (C16H/C17H)	HSC1RS (C36H/C37H)

# 3.12.1 Block diagram

The block diagram of each channel is shown in the figure 3.12.1 and figure 3.12.2.




Figure 3.12.1 HSC0 Block diagram




Figure 3.12.2 HSC1 Block diagram

# 3.12.2 SFR

SFR is explained below. These are connected to CPU with 16bit data bus.

(1) Mode setting register

0:disbale

1 enable

1:enable

0:LSB

1:MSB

**Function** 

HSC1MD

(0C20H)

(0C21H)

ive

0:LSB

1:MSB

<sup>′</sup>6<sup>′</sup>

Register is for operation mode or clock etc.

6 **HSCOMD** bit Symbol CLKSEL02 CLKSEL01 CLKSEL00 XEN0 (0C00H) Read/Write R/W R/W After Reset Select baud rate SYSCK 000: Reserved 100: f<sub>SYS</sub>/16 0: disable 001: f<sub>SYS</sub>/2 101: fsys/32 1: enable Function 010: f<sub>SYS</sub>/4 111; f<sub>SYS</sub>/64 011: f<sub>SYS</sub>/8 111:Reserved 14 41 10 15 13 12 bit Symbol OOPBACKO MSB1STO DOSTATO RDINVO TCPOL0 RCPOL0 **LDINAO** (0C01H) Read/Write R/W ŔM After Reset 0 0 0 LOOPBACK Start bit for HSSO0 pin Invert data Synchronous Synchronous Invert data test mode transmit/rece (no transmit) clock edge clock edge During During

**HSC0MD** Register

Figure 3.12.3 HSC0MD Register

HSC1MD Register

during

0: fall

1: rise

2

receiving

transmitting

0: disable

1: enable

0: disable

1: enable

0: disable

1: enable

receiving

0. disable

1: enable

0

during

Q: fall

1: rise.

transmitting

3

transmitting

0: fall

1: rise

receiving

0: fall

1: rise

0:fixed to "0"

1:fixed to "1"

bit Symbol XEN1 CLKSEL12 CLKSEL11 CLKSEL10 Read/Write R/W R/W After Reset 0 1 0 SYSCK Select baud rate 000: Reserved 100: f<sub>SYS</sub>/16 0: disable 001: f<sub>SYS</sub>/2 101: f<sub>SYS</sub>/32 1: enable Function > 010: f<sub>SYS</sub>/4 111: f<sub>SYS</sub>/64 011: f<sub>SYS</sub>/8 111:Reserved 15 14 13 10 12 11 9 8 bit Symbol MSB1ST1 DOSTAT1 TCPOL1 RCPOL1 TDINV1 RDINV1 OOPBACK1 Read/Write R/W R/W After Reset Ø, 0 0 0 0 1 LOOPBACK Start bit for HSSO1 pin Synchronous Synchronous Invert data Invert data transmit/rece (no transmit) During test mode clock edge clock edge During 0:fixed to "0" 0:disbale ive during during transmitting receiving Function

Figure 3.12.4 HSC1MD Register

1:fixed to "1"

#### 92CM27-297

#### (a) <LOOPBACK0>

Because Internal HSSO0 can be input to internal HSSI0, it can be used as test. Please change the setting when transmitting/receiving is not in operation.




Figure 3.12.5 < LOOPBACK0 > Register Function

# (b) <MSB1ST0>

Select the start bit of transmit/receive data

Please change the setting when transmitting/receiving is not in operation.

#### (c) <DOSTAT0>

Set the status of HSSO0 pin during no transmitting (after transmitting or during receiving).

Please change the setting when transmitting/receiving is not in operation.

# (d) <TCPOL0>

Select the edge of synchronous clock during transmitting.

Please change the setting during <XENO> = "0". And set the same value of <RCPOLO>.




Figure 3.122.6 <TCPOL0> Register function

# (e) <RCPOL0>

Select the edge of synchronous clock during receiving.

Please change the setting during <XEN0>= "0". And set the same value of <TCPOL0>.




Figure 3.12.7 <TCPOL0> Register function

#### (f) <TDINV0>

Select logical invert/no invert when output transmitted data from HSSO0 pin.

Please change the setting when transmitting/receiving is not in operation.

Data that input to CRC calculation circuit is transmission data that is written to HSC0TD. This input data is not corresponded to <TDINV0>.

<TDINV0> is not corresponded to <DOSTAT0>: it set condition of HSSO0 pin when it is not transferred.

# (g) <RDINV0>

Select logical invert/no invert for received data from HSSTO pin.

Please change the setting when transmitting/receiving is not in operation.

Data that input to CRC calculation circuit is selected by <RDINV0>.

## (h) <XEN0>

Select the operation for the internal clock.

#### (i) <CLKSEL02:00>

Select baud rate. Baud rate is created from fsys and settings are in under table. Please change the setting when transmitting/receiving is not in operation.

Table 3.12.2 Example of baud rate

			$\sim$			
	Baud rate [Mbps]					
<clksel02:00></clksel02:00>	fsys=12MHz	fgyg =16MHz	$f_{SYS} = 20MHz$			
f <sub>SYS</sub> /2	6	8	10			
f <sub>SYS</sub> /4	3	4	5			
f <sub>SYS</sub> /8	1.5	∠     2	2.5			
f <sub>SYS</sub> /16	)) 0.75	1	1.25			
f <sub>SYS</sub> /32	0.375	0.5	0.625			
f <sub>SYS</sub> /64	0.1875	0.25	0.3125			

(2) Control Register Register is for data length or CRC etc.

**HSC0CT** Register 7 6 5 3 0 bit Symbol HSC0CT UNIT160 ALGNEN0 RXWENQ RXUEN0 (0C02H) Read/Write R/W RWL After Reset 0 1 0 0 0 Full duplex Sequential Data length Receive Always Always alignment receiye UNIT write "0". write "1". 0: 8bit Function 0: disable 1: 16bit 1: enable 0: disable 0: disable 1: enable 1: enable 13 11/ 10 15 14 12 bit Symbol DMAERFW0 DMAERFR0 CRC16\_7\_B0 CRCRX\_TX\_B0 CRCRESET\_B0 (0C03H) Read/Write R/W R/W ( R/W After Reset 0 0 Micro DMA CRC data Micro DMA CRC select CRC 0: Disable 0: CRC7 0: Transmit calculate 0: Disable 1: CRC16 1: Enable 1: Enable 1: Receive register **Function** 0:Reset 1:Release Reset Figure 3.12.8 HSC0CT Register HSC1CT Register 7 6 3 2 5 4 0 HSC1CT bit Symbol **WNIT161** ALGNEN1 RXWEN1 RXUEN1 (C22H) Read/Write R/W R/W After Reset 0 0 0 0 0 Always Always Full duplex Sequential Receive Data length alignment UNIT write "0" write "1" 0: 8bit Function 0: disable 1: 16bit 1: enable 0: disable 0: disable 1: enable 1: enable **15**. 14 13 12 11 10 8 (C23H) bit Symbol CRC16\_7\_B1 DMAERFW1 DMAERFR1 CRCRESET\_B1 CRCRX\_TX\_B1 Read/Write R/W R/W R/W After Reset 70 0 0 0 CRC select CRC data CRC Micro DMA Micro DMA 0: CRC7 0: Transmit 0: Disable 0: Disable calculate 1: CRC16 1: Enable 1: Enable register 1: Receive Function 0:Reset :Release Reset

Figure 3.12.9 HSC1CT Register

(a) <CRC16\_7\_B0>

Select CRC7 or CRC16 to calculate.

(b) <CRCRX\_TX\_B0>

Select input data to CRC calculation circuit.

(c) <CRCRESET\_B0>


Initialize CRC calculate register.

The process that calculating CRC16 of transmits data and sending CRC next to transmit data is explained as follows.

- 1. Set HSC0CT<CRC16\_7\_B0> for select CRC7 or CRC16 and <CRCRX\_TX\_B0> for select calculating data.
- 2. For reset HSCOCR register, write "1" after set < CRCRESET\_B0 > to "0".
- 3. Write transmit data to HSCOTD register, and wait for finish transmission all data.
- 4. Read HSCOCR register, and obtain the result of CRC calculation.
- 5. Transmit CRC which is obtained in (4) by the same way as (3).

CRC calculation of receive data is the same process.

2005-04-20



#### (d) <DMAERFW0>

Set clearing interrupt in CPU to unnecessary because be supported RFW0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSC0WE register become to unnecessary. HSC0ST<RFW0> flag generate 1 shot interrupt when change from "0" to "1"(Rising).

# (e) <DMAERFR0>

Set clearing interrupt in CPU to unnecessary because be supported RFR0 interrupt to Micro DMA. If write "1" to, it be set to one-shot interrupt, clearing interrupt by HSC0WE register become to unnecessary. HSC0ST<RFR0> flag generate 1-shot interrupt when change from "0" to "1"(Rising).

# (f) <UNIT160>

Select the length of transmit/receive data. Data length is described as UNIT downward. Please change the setting when transmitting/receiving is not in operation.

#### (g) <ALGNEN0>

Select whether using alignment function for transmit/receive per UNIT during full duplex.

Please change the setting when transmitting/receiving is not/in operation.

#### (h) <RXWEN0>

Set enable/disable of sequential receiving.

#### (i) <RXUEN0>

Set enable/disable of receiving operation per UNIT. In case <RXWEN0> = "1", this bit is not valid.

Please change the setting when transmitting/receiving is not in operation.

#### [Transmit / receive operation mode]

It is supported 6 operation modes. They are selected in <ALGNENO>, <RXWENO> and <RXUENO> registers.

Table 3.12.3 transmit/receive operation mode

Operation mode	Register setting			Note
	<algnen0></algnen0>	<rxwen0></rxwen0>	<rxuen0></rxuen0>	
(1) Transmit UNIT	Ø	0	0	Transmit written data per UNIT
(2) Sequential transmit	0	0	0	Transmit written data sequentially
(3) Receive UNIT	) ) o	0	1	Receive data of only 1 UNIT
(4) Sequential receive	0	1	0	Receive automatically if buffer has space
(5) Transmit/Receive UNIT with alignment	1	0	1	Transmit/receive 1 UNIT with alignment per each UNIT
(6) Sequential Transmit/Receive UNIT with alignment	1	1	0	Transmit/receive sequentially with alignment per each UNIT

# Difference between UNIT transmission and Sequential transmission

UNIT transmit mode is transmitted every 1 UNIT by writing data after confirmed HSC0ST<TEND0>=1. The written transmission data is shifted in turn. In hard ware, transmission is kept executing as long as data exists. If it transmit data sequentially, write next data when HSC0TD is empty and HSC0ST<REND0>=1.

UNIT transmission and sequential transmission depend on the way of using. Hardware doesn't depend on.

Figure 3.12.11 show Flow chart of UNIT transmission and Sequential transmission.




Figure 3.12.11 Flow chart of UNIT transmission and Sequential transmission

### Difference between UNIT receive and Sequential receive

UNIT receive is the mode that receiving only 1 UNIT data.

By writing "1" to HSCOCT<RXUENO>, receives 1UNIT data, and received data is loaded in receive data register (HSCORD). When HSCORD register is read, read it after wrote "0" to HSCOCT<RXUENO>.


If data was read from HSCORD with the condition HSCOCT<RXE0>= "1", 1 UNIT data is received again automatically. In hardware, this mode receives sequentially by Single buffer.

HSC0ST<REND0> is changed during UNIT receiving.

Sequential receive is the mode that receive data and automatically when receive FIFO has space.

Whenever buffer has space, next data is received automatically. Therefore, if data was read after data is loaded in HSCORD, it is received sequentially every UNIT. In hardware, this mode receives sequentially by double buffer.

Figure 3.12.12 show Flow chart of UNIT receive and Sequential received






Figure 3.12.12 Flow chart of UNIT receive and Sequential receive

#### (3) Interrupt, Status register

Read of condition, Mask of condition, Clear interrupt and Clear enable can control each 4 interrupts; RFR0(HSC0RD receiving buffer is full), RFW0(HSC0TD transmission buffer is empty), REND0(HSC0RS receiving buffer is full), TEND0(HSC0TS transmission buffer is empty).

RFR0, RFW0 can high-speed transaction by micro DMA.

Following is description of Interrupt · status (example/RFW0).

Status register HSCOST<RFW0> show RFW0 (internal signal that show whether transmission data register exist or not). This register is "0" when transmission data exist. This register is "1" when transmission data doesn't exist. It can read internal signal directly. Therefore, it can confirm transmission data at any time.

Interrupt status register HSC0IS<RFWIS0> is set by rising edge of RFW0. This register keeps that condition until write "1" to this register and reset when HSC0WE<RFWWE0> is "1".

RFW0 interrupt generate when interrupt enable register HSC01E<RFW1E0>is 1". When it is "0", interrupt is not generated.

Interrupt request register HSC0IR<RFWIRO> show whether interrupt is generating or not. Interrupt status write enable register HSC0WE<RFWWEO> set that enables reset for reset interrupts status register by mistake.

Circuit config of transmission data shift register (HSC0TS), receiving register (HSC0RD), receiving data shift register (HSC0RS) are same with above register.

Control register HSCOCT<DMAERFWO>, HSCOCT<DMAERFRO> is register for using micro DMA. When micro DMA transfer is executed by using RFWO interrupt, set "1" to <DMAERFWO>, and when it is executed by using RFRO interrupt, set "1" to <DMAERFRO>, and prohibit other interrupt.





Figure 3.12.2 Figurer for interrupt, status

# (3-1) Status register Register shows 4 status.



HSC1ST 1: exist data 1: no data exist valid data 1: no 1:valid data operation untransmitted exist data /15 14 13 12 10 8 11 9 bit Symbol Read/Write (0C25H) After Reset > Function

Figure 3.12.4 HSC1ST Register

#### (a) <TEND0>

This bit is set to "0" when valid data to transmit exists in the shift register for transmit. It is set to "1" when finish transmitting all the data.

## (b) <REND0>

This bit is set to "0" when receiving is in operation or no valid data exist in receive shift register.

It is set to "1", when valid data exist in receive read register and keep the data without shifting.

It is cleared to "0", when CPU read the data and shift to receive read register.

## (c) <RFW0>

After wrote the received data to receive data write register, shift the data to receive data shift register. It keeps "0" until all valid data has moved. And it is set to "1" when it can accept the next data with no valid data.

#### (d) <RFR0>

This bit is set to "1" when received data is shifted from received data shift register to received data read register and valid data exist. It is set to "0" when the data is read and no valid data.

## (3-2) Interrupt status register

Register read 4 interrupt status and clear interrupt.

This register is cleared to "0" by writing "1" to applicable bit. Status of this register show interrupt source state. This register can confirm changing of interrupt condition, even if interrupt enable register is masked.

				HSC	0IS Register				) *
		7	6	5	4	3	2(()	$\langle \langle \langle \rangle \rangle$	0
HSC0IS	bit Symbol	/	/			TENDIS0	RENDISO	RFWIS0	RFRIS0
(0C08H)	Read/Write						R	W	
	After Reset					0	( 0 )	<b>&gt;</b> 0	0
	Function					/ _	Read 0:no interrupt 1:interrupt Write 0:Don't care 1:clear	Read 0:no interrupt 1:interrupt Write 0:Don't care	1:interrupt Write
		15	14	13	12	11	10	(97	8/
	bit Symbol				H		$\overline{}$		
(0C09H)	Read/Write	/			Z		7		
	After Reset	/	/			<i>\\</i>		<i>&gt;&gt;</i>	
	Function								
						$\wedge$			

Figure 3.12.5 HSC0IS Register

			$\Omega/\Lambda$	HSC	OIS Register				
		~ \	√/ 6))	5	4	<b>→</b> 3	2	1	0
HSC1IS	bit Symbol /	£		>/	$\mathcal{A}$	TENDIS1	RENDIS1	RFWIS1	RFRIS1
(0C28H)	Read/Write	4	<i>[]</i>	ľ	K		R	W	
` ,	After Reset	eq  onumber			/	0	0	0	0
			_	1	( /	Read	Read	Read	Read
	^ ^	~				0:no interrupt	0:no interrupt	0:no interrupt	0:nointerrupt
	Function				>	1:interrupt	1:interrupt	1:interrupt	1:interrupt
	1 disclion	$\mathcal{I}$	$\wedge$			Write	Write	Write	Write
			$\mathcal{A}$			0:Don't care	0:Don't care		0:Don't care
$\wedge$						1:clear	1:clear	1:clear	1:clear
		15	14	<u>\</u> 13	12	11	10	9	8
	bit Symbol	4	7						
(0C29H)	Read/Write	X	Ž						
	After Reset	7							
	<u> </u>		//						
	•								
	Function								

Figure 3.12.6 HSC1IS Register

## (a) <TENDIS0>

This bit read status of TEND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<TENDWE0>.

# (b) < REMDISO>

This bit read status of REND interrupt and clear interrupt. If write this bit, set "1" to HSCOWE<RENDWE0>.

# (c) <RFWDIS0>

This bit read status of RFW interrupt and clear interrupt. If write this bit, set "1" to HSC0WE<RFWWE0>.

### (d) < RFRISO >

This bit read status of RFR interrupt and clear-interrupt. If write this bit, set "1" to HSCOWE<RFRWEO>

(3-3) Interrupt status write enable register Register set clear enable for 4 interrupt stasus bit.




Figure 3.12.21 HSC1WE Register

(a) <TENDWE0>

This bit set clear enable of HSC0IS<TENDIS0>.

(b) < RENDWE0>

This bit set clear enable of HSC0IS<RENDIS0>.

(c) <RFWWE0>

This bit set clear enable of HSC0IS<RFWIS0>.

(d) <RFRWE0>

This bit set clear enable of HSC0IS<RFRIS0>.



# (3-4) Interrupt enable register

Register set output enable for 4 interrupt.

	HSC0IE Register										
		7	6	5	4	3	2	(1)	0		
HSC0IE	bit Symbol					TENDIE0	RENDIE0	RFWIE0	RFRIE0		
(0C0CH)	Read/Write	/					R/	W	/		
	After Reset					0	0((	7//0	0		
						TEND0	RENDO	RFW0	RFR0		
	Function					interrupt	interrupt	interrupt	interrupt		
						0: Disable	1 / / / /	0: Disable	0: Disable		
						1: Enable		1: Enable	1: Enable		
		15	14	13	12	11(	10	9	8		
	bit Symbol					A	A.	$\rightarrow$			
	Read/Write							4			
(000011)	After Reset					T774A	$\sqrt{}$				
(0C0DH)	Function										

Figure 3.12.22 HSC0IE Register

H\$C1IE Register 6 5/ 4 3 0 bit Symbol TENDIE1 RENDIE1 RFWIE1 RFRIE1 HSC1IE Read/Write R/W (0C2CH) After Reset 0 0 0 0 TÈND1 REND1 RFW1 RFR1 interrupt interrupt interrupt interrupt Function 0: Disable 0: Disable 0: Disable 0: Disable 1: Enable 1: Enable 1: Enable 1: Enable 15 14 13 12 10 11 9 8 bit Symbol Read/Write After Reset (0C2DH) Function

Figure 3.12.23 HSC1IE Register

(a) <TENDIE0>

This bit set TEND0 interrupt enable.

(b) < RENDIE 0>

This bit set REND0 interrupt enable.

(c) < RFWIE0 >

This bit set RFW0 interrupt enable.

(d) < RFRIE0 >

This bit set RFR0 interrupt enable.



# (3-5) Interrupt request register

Register show generation condition for 4 interrupts.

This regiter read "0" (interrupt doesn't generate) always when Interrupt enable register is masked.

	HSC0IR Register								2
		7	6	5	4	3	2		0
HSC0IR	bit Symbol			/		TENDIR0 /	RENDIR0/	RFWIR0	RFRIR0
(0C0EH)	Read/Write						\/\\\r\		
	After Reset					0	0		0
						TEND0	RENDO	RFW0	RFR0
	Function					interrupt	interrupt	interrupt	interrupt
	1 dilotion					0: none		0: none	0: none
						1:generate	1:generate	1:generate (	1:generate
		15	14	13	12	_11_\	10	9 />	\\8
	bit Symbol	/				744		4	
	Read/Write								
(0C0FH)	After Reset				4				10//
	Function								

Figure 3.12,24 HSC0IR Register

					1IR Register	$\land$			
		7	6	) ) 5	4 _	/3	2	1	0
HSC1IR	bit Symbol			$\left\langle {}\right\rangle$		TENDIR1	RENDIR1	RFWIR1	RFRIR1
(0C2EH)	Read/Write	$\int$	¥			4	F	₹	
	After Reset						0	0	0
		$/ ) \bot$			(	TEND1	REND1	RFW1	RFR1
	Function					interrupt	interrupt	interrupt	interrupt
			_		2	0: none	0: none	0: none	0: none
						1:generate	1:generate	1:generate	1:generate
	$\wedge$	15	14	13	12	11	10	9	8
	bit Symbol		/						
	Read/Write	/ *}	4						
(0C2FH)	After Reset	//	<u>E</u>						
	Function								

Figure 3.12.25 HSC1IR Register

# (a) <TENDIR0>

This bit shows condition of TEND0 interrupt generation.

# (b) <TENDIR0>

This bit shows condition of REND0 interrupt generation.

# (c) < RFWIR0 >

This bit shows condition of RFW0 interrupt generation.

# (d) < RFRIR0 >

This bit shows condition of RFR0 interrupt generation.

TOSHIBA

# (4) HSC0CR (HSC0 CRC register)

Register load result of CRC calculation for transmission/receiving in it.

**HSC0CR** register 7 6 5 4 3 2 0 HSC0CR bit Symbol CRCD000 CRCD007 CRCD006 CRCD005 CRCD004 CRCD003 CRCD002 CRCD001 (0C06H) Read/Write After reset 0 0 CRC calculation result load register [7:0] Function 12 15 14 11 bit Symbol CRCD010 | CRCD009 | CRCD008 CRCD015 CRCD014 CRCD013 CRCD012 CRCD011 (0C07H) Read/Write After reset 0 CRC calculation result load register [15:8] Function

Figure 3.12.26 HSC0CR register

HSC1CR register HSC1CR bit Symbol CRCD107 CRCD106 CRCD105 CRCD104 CRCD103 CRCD102 CRCD101 CRCD100 (0C26H) Read/Write After reset 0 0 CRC calculation result load register [7:0] Function 15 14 13 12 11 10 9 8 CRCD110 CRCD109 bit Symbol CRCD115 CRCD114 CRCD111 CRCD113 CRCD112 CRCD108 (0C27H) Read/Write After reset 0 /o< 0 0 0 CRC calculation result load register [15:8] **Function** 

Figure 3.12.27 HSC1CR register

### (a) <CRCD015:000>

The result that is calculated according to the setting; HSC0CT<CRC16\_7\_b0>, <CRCRX\_TX\_B0> and <CRCRESET\_B0>, are loaded in this register.

In case CRC16, all bits are valid. In case CRC7, lower 7 bits are valid.

The flow will be showed to calculate CRC16 of received data for instance by flowchart. Firstly, initialize CRC calculation register by writing <CRCRESET\_B0>= "1" after set <CRC16\_7\_b0>= "1", <CRCRX\_TX\_B0>= "0", <CRCRESET\_B0>= "0".

Next, finish transmitting all bits to calculate CRC by writing data in HSC0TD register. Confirming whether receiving is finished or not use HSC0ST<TEND0>.



TOSHIBA

# (5) Transmission data register

Register is register for write transmission data.

				HSC	OTD Register		Ì		
		7	6	5	4	3	2		0
HSC0TD	bit Symbol	TXD007	TXD006	TXD005	TXD004	TXD003	TXD002	TXD001	TXD000
(0C10H)	Read/Write				R/	W			
	After Reset	0	0	0	0	0 /	o((/	/ 🔷	0
	Function			Tra	ansmission d	ata register [	7:0]		
		15	14	13	12	11	(10)	9	8
	bit Symbol	TXD015	TXD014	TXD013	TXD012	TXD011	TXD010	TXD009	TXDQ08
(0C11H)	Read/Write				R/	w 🗸		^	
( )	After Reset	0	0	0	0	0	0	0 🚫	0
	Function			Trar	nsmission da	ta register [1	5:8] <b>&gt;</b>	, 6	

Figure 3.12.28 HSC0TD Register

HSC1TD Register											
		7	6	5 (	4	3	((2// <	1	0		
HSC1TD	bit Symbol	TXD0107	TXD106	TXD105	TXD104	TXD103	TXD102	/TXD101	TXD100		
(0C30H)	Read/Write				R/	w/ / _ `					
	After Reset	0	0	6	> 0	8	) 0	0	0		
	Function			Tra	ansmission d	ata register [	7:0]				
		15	14		12	11	10	9	8		
	bit Symbol	TXD115	TXD114	TXD113	TXD112	TXD111	TXD110	TXD109	TXD108		
(0C31H)	Read/Write				~ R∕	W					
,	After Reset	0	(//o\)	0		0 / 4	0	0	0		
	Function		Transmission data register [15:8]								


Figure 3.12.29 HSC1TD Register

# (a) <TXD015:000>

This bit is bit for write transmission data. When read, the last written data is read.

The data is overwritten when next data was written with condition of this register does not

empty. In this case, please write after checked the status of RFWO.



In case HSC0CT<UNIT160>= "0", lower 7 bits are valid.



# (6) Receiving data register

Register is register for read receiving data.

**HSC0RD** Register 6 5 4 3 2 bit Symbol RXD007 RXD006 RXD005 RXD004 RXD003 RXD002 RXD001 RXD000 HSC0RD (0C12H) Read/Write After Reset 0 0 0 0 0 0/ ^0 0 Receive data register [7:0] Function 15 14 13 12 11 10 8 bit Symbol RXD015 RXD014 RXD013 RXD012 RXD011 RXD010 RXD009 RXD008 (0C13H) Read/Write After Reset 0 0 0 0 0 0 Receive data register [15:8] Function

Figure 3.12.30 HSC0RD Register

HSC1RD Register

HSC1RD (0C32H)

	TIOU TAE TOGOTO										
	7	6	5 (/	4	3	$(2)/\langle$	<u>\</u> 1	0			
bit Symbol	RXD107	RXD106	RXD105	RXD104	RXD103	RXD102	RXD101	RXD100			
Read/Write			4	F	₹ /						
After Reset	0	0	9	0	< <b>Q</b>	/ 0	0	0			
Function		Receive data register [7:0]									
	15	14	<u></u>	12 〈	11	10	9	8			
bit Symbol	RXD115	RXD114	RXD113	RXD112	RXD111	RXD110	RXD109	RXD108			
Read/Write				7/	~~						
After Reset	0	<b>⊘</b> /0⟨\	0	Ø	0 /	0	0	0			
Receive data register [15:8]											

(0C33H)

Figure 3.12.31 HSC1RD Register

# (a) <RXD015:000>

 $\operatorname{HSCORD}$  register is register for reading receiving data. Please read after checked status of RFK.



## (7) Transmit data shift register

Register change transmission data to serial. This register is used for confirming changing condition when LSI test.

				HSC	OTS Register							
		7	6	5	4	3	2	((1))	<b>&gt;</b> 0			
HSC0TS	bit Symbol	TSD007	TSD006	TSD005	TSD004	TSD003	TSD002	TSD001	TSD000			
(0C14H)	Read/Write				F	₹ .	$\mathcal{L}(\mathcal{O})$	7/^				
	After Reset	0	0	0	0	0	0 \		0			
	Function	Transmit data shift register [7:0]										
		15	14	13	12	11		9	8			
	bit Symbol	TSD015	TSD014	TSD013	TSD012	TSD011	TSD010	TSD009	TSD008			
	Read/Write				F	3						
(0C15H)	After Reset	0	0	0	0	0	0	0/	0			
	Function			Trar	nsmit data sh	lft register [1	5:8]	, ()				

Figure 3.12.32 H\$C0T\$ Register

				HSC	TS Register		$\overline{\Omega}$					
		7	6	5	4	3	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	) 1	0			
HSC1TS	bit Symbol	TSD107	TSD106	TSD105	TSD104	TSD103	TSD102	TSD101	TSD100			
(0C34H)	Read/Write				F	2 >>						
	After Reset	0	0 /	0	0	ø	) ø	0	0			
	Function	Transmit data shift register [7:0]										
		15	14	) 13	12	\\11	10	9	8			
	bit Symbol	TSD115	TSD114	TSD113	TSD112	TSD111	TSD110	TSD109	TSD108			
(- <b>-</b>	Read/Write		$\Omega/\Delta$		7	8						
(0C35H)	After Reset	0	\\\ (o) )	0	6	$\searrow$ 0	0	0	0			
	Function			Trar	nsmit data sh	ift register [1	5:8]					

Figure 3.12.33 HSC1TS Register

(a) <TSD015:000>

This register is register for reading the status of transmission data shift register.

In case HSC0CT<UNIT160>= "1", all bits are valid.

Tn case H\$C0CT (UNIT)160>= "0", lower 7 bits are valid.

# (8) Receive data shift register

Register is register for reading receive data shift register.

**HSC0RS** Register

HSC0RS (0C16H)

				orte regione.				
	7	6	5	4	3	2	4	0
bit Symbol	RSD007	RSD006	RSD005	RSD004	RSD003	RSD002	RSD001	RSD000
Read/Write				F	₹			
After Reset	0	0	0	0	0	0((	7/0	0
Function			Re	eceive data s	hift register [	7:0]		
	15	14	13	12	11	((10))	9	8
bit Symbol	RSD015	RSD014	RSD013	RSD012	RSD011	RSD010	RSD009	RSD008
Read/Write				F	2			
After Reset	0	0	0	0	0/	Ŏ	0 <	0 /
function			Rec	eive data sh	ift register [1	5:8]		

(0C17H)

Figure 3.12.34 HSCORS Register

HSC1RS Register

HSC1RS (0C36H)

			1100	HIO NEGISIEI				
	7	6	5 (/	14	3	(2)/<	1	0
bit Symbol	RSD107	RSD106	RSD105	RSD104	RSD103	RSD102	RSD101	RSD100
Read/Write			7	√ F	۲ /			
After Reset	0	0	Q	0	< <b>Q</b>	0	0	0
Function			Re	eceive data s	hift register [	7:0]		
	15	14	<u>\ 13</u>	12 〈	11	10	9	8
bit Symbol	RSD115	RSD114	RSD113	RSD112	RSD111	RSD110	RSD109	RSD108
Read/Write			<u> </u>	A/				
After Reset	0 (	<b>√</b> 0⟨\	0	Ø	0 /	0	0	0
function			Rec	ceive data shi	ift register [1	5:8]		

(0C37H)

Figure 3.12.35 HSC1RS Register

(a) <RSD015:000>

This register is register for reading the status of receives data shift register.

In case HSC0CT<UNIT160>= "1", all bits are valid.

In case HSC0CT<UNIT160>="0", lower 7 bits are valid.

## 3.12.3 Operation timing

Following examples show operation timing. • Setting condition 1: Transmission in UNIT=8bit, LSB first **HSCOTD** Write pulse INTHSC0 Interrupt signal HSC0IS<RFWIS0> Clear write pulse HSC0IS<RFWIS0> HSC0IR<RFW0> (HSC0IE<RFWIE0>="1" HSC0ST<RFW0> HSC0IR<TENDIR0> (HSC0IE<TENDIE0>"1") HSC0IS<TENDIS0≥ HSC0ST<TEND0> HSCLK0 pin (<TCPOL0>="0") HSCLK0 pin (<TCPOL0>="1") HSSO0 pin MSB XLSB LSB MSB) ∕Bit2 Bit7 Bit0 Bit7 Bit0 Bit1 Bit3 Bit4 Figure 3.12,36 Transmission timing

In above condition, HSC0ST<RFW0> flag is set to "0" just after wrote transmission data. When data of HSC0TD register finish shifting to transmission register (HSC0TS), HSC0ST<RFW0> is set to "1", it is informed that can write next transmission data, start transmission clock and data from HSCLK0 pin and HSSO0 pin at same time with inform.

In this case, HSC0IS, HSC0IR change and INTHSC0 interrupt generate by synchronization to rising of HSC0ST<RFW0> flag. When HSC0IR register is setting to "1", interrupt is not generated even fHSC0ST<RFW0> was set to "1".

When finish transmission and lose data that must to transmit to HSC0TD register and HSC0TS register, transmission data and clock are stopped by setting "1" to HSC0ST<TEND0>, and INTHSC0 interrupt is generated at same time. In this case, if HSC0ST<TEND0> is set to "1" at different interrupt source, INTHSC0 is not generated. Therefore must to clear HSC0IS<RFW0> to "0".

• Setting condition 2:






Figure 3.12.37 UNIT receiving (HSC0CT<RXUEN0>=1)

If set HSCOCT<RXUENO> to "1" without valid receiving data to HSCORD register (HSCOST<RFRO>=0), UNIT receiving is started. When receiving is finished and stored receiving data to HSCORD register, HSCOST<RFRO> flag is set to "1", and inform that can read receiving data. Just after read HSCORD register, HSCOST<RFRO> flag is cleared to "0" and it start receiving next data automatically.

If be finished UNIT receiving, set HSCOCT<RXUENO> to "0" after confirmed that HSCOST<RFRO> was set to "1".



• Setting condition 3: Sequential receiving in UNIT=8 bit, LSB first




Figure 3.12.38 continuous receiving (HSC0CT<RXWEN0>=1)

If set HSC0CT<RXWEN0> to "1" without valid receiving data in HSC0RD register (HSC0ST<RFR0>=0), sequential receiving is started. When first receiving is finished and stored receiving data to HSC0RD register, HSC0ST<RFR0> flag is set to "1", and inform that can read receiving data. Sequential receiving is received until receiving data is stored to HSC0RD and HSC0RS registers If finished sequential receiving, set HSC0CT<RXWEN0> to "0" after confirmed that HSC0ST<REND0> was set to "1".



## • Setting condition 4:

Transmission by using micro DMA in UNIT=8bit, LSB first





Figure 3.12.39 Micro DMA transmission (transmission)

If all bits of HSC0IE register are "0" and HSC0CT<DMAERFW0> is "1", transmission is started by writing transmission data to HSC0TD register.

If data of HSC0TD register is shifted to HSC0TS register and HSC0ST<RFW0> is set to "1" and can write next transmission data, INTHSC0 interrupt (RFW0 interrupt) is generated. By starting Micro DMA at this interrupt, can transmit sequential data automatically.

However, If transmit it at Micro DMA, set Micro DMA beforehand.



Setting condition 5:
 Receiving by using micro DMA in UNIT=8bit, LSB first




Figure 3.12.40 Micro DMA transmission (UNIT receiving (HSC0CT<RFUEN0>=1))

If all bits of HSC0IE register is "0" and HSC0CT<DMAERFR0> is "1", UNIT receiving is started by setting HSC0CT<RXUEN0> to "1". If receiving data is stored to HSC0RD register and can read receiving data, INTHSC0 interrupt (RFR0 interrupt) is generated. By starting Micro DMA at this interrupt, it can be received sequential data automatically.

However, If receive it at Micro DMA, set Micro DMA beforehand.



## 3.12.4 Example

Following is discription of HSC0 setting method.

# (1) UNIT transmission This example show case of transmission is executed by following setting, and it is generated INTHSC0 interrupt by finish transmission. UNIT: 8bit LSB first Baud rate: fsys/8 Synchronous clock edge: Rising Setting expample ld (pdfc), 0x07 ; Port setting PD0: HSSI0, PD1: HSSO0, PK7: HSCLK0 ; port setting PD0: HSSI0, PD1: HSSO0, PK7: HSCLK0 (pdcr), 0x06 ldw (hsc0ct),0x0040 ; Set data length to 8bit ldw (hsc0md),0x2c43 ; System clock enable, baud rate selection: fsys/8 ; LSB first, synchronous clock edge setting: set to Rising ; Set to TEND0 interrupt enable (hsc0ie),0x08 ld ld (inteahsc0),0x10 ; Set INTHSC0 interrupt level to 1 ; Interrupt enable (iff=0) ei Confirm that transmission data register doesn't have no transmission data loop : <RFW0>=1 ? 1,(hsc0st) bit z,loop jr (hsc0td),0x3a Write Transmission data and Start transmission HSCOTD Write pulse HSCLK0 output HSSØØ output INTHSC0 Interrupt signal

Figure 3.12.41 Example of UNIT transmission

**TOSHIBA** 

# (2) UNIT receiving

This example show case of receiving is executed by following setting, and it is generated INTHSC0 interrupt by finish receiving.

UNIT: 8bit LSB first

Baud rate selection: fsys/8 Synchronous clock edge: Rising

# Setting example

; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 (pdfc),0x07 ld ; Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0 ld (pdcr),0x06

(hsc0ct),0x0040 ; Set data length to 8bit ldw

; System clock enable, baud rate selection : fSYS/8 (hsc0md),0x2c43 ldw

; LSB first, synchronous clock edge setting: set to Rising

; Set to RFR0 interrupt enable ld (hsc0ie),0x01

; Set INTHSC0 interrupt level to 1 ld (inteahsc0),0x10 ei

; Interrupt enable (iff=0)

Start UNIT receiving set 0x0,(hsc0ct)

**HSC0CT** Write pulse

HSCLK0 output

HSSI0 input

INTHSC0 Interrupt signal

HSCORD data


Figure 3.12.42 Example of UNIT receiving

XX

0x3A

#### (3) Sequential transmission

This example show case of transmission is executed by following setting, and it is executed 2byte sequential transmission.



Note: Timing of this figure is an example. There is also that transmission interbal between first byte and sescond byte generate. (High baud rate etc.)

Figure 3.12.43 Example of sequential transmission

## (4) Sequential receiving

This example show case of receiving is executed by following setting, and it is executed 2byte sequential receiving.




Figure 3.12.44 Example of sequential receiving

92CM27-334 2005-04-20

## (5) Sequeintial Transmission by using micro DMA

This example show case of sequential transmission of 4byte is executed at using micro DMA by following setting.

; Set micro DMA0 to INTHSC0

Set source address to HSC0TD register

Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0

Port setting PD0:HSSI0, PD1:HSSO0, PK7:HSCLK0

; LSB first, synchronous clock edge setting: set to Rising

; System clock enable, baud rate selection: fsys/8

; Set micro DMA operation by RFW0 to enable

; Set source address

; Set data length to 8bit

Set to interrupt disable

; Set INTTC0 interrupt level to 1 Interrupt enable (iff=0)

UNIT: 8bit LSB first

Baud rate: fsys/8

Synchronous clock edge: Rising

## Setting example

#### Main routine

ld

;-- micro DMA setting --

ld (dma0v),0x25

ld wa,0x0003

ldc dmac0,wa a,0x08

ldc dmam0,a

ld xwa,0x806000

ldc dmas0,xwa

xwa,0xC10 ld dmad0,xwa

;-- SPIC setting --

(pdfc),0x07 ld (pdcr),0x06

(hsc0ct),0x0040 ldw

(hsc0md),0x2c43 ldw

(hsc0ie),0x00/

1,(hsc0ct+1)

(intetc01),0x01

loop1:

1,(hsc0st)

z,loop1

(hsc0td),0x3a

; Confirm that transmission data register doesn't have no transmission data

; Set number of micro DMA transmission to that number 1 (third time)

; micro DMA mode setting: source INC mode, 1 byte transfer

; <RFW0>=1 ?

; Write Transmission data and Start transmission

# Interrupt routine (INTTC0)

loop2:

bit 1,(hsc0st) ; < RFW0 > = 1?

z,loop2

; <TEND0> = 1 ? 3,(hsc0st) bit

z,loop2

nop

## (6) UNIT receiving by using micro DMA

This example show case of UNIT receiving sequentially 4byte is executed at using micro DMA by following setting.

UNIT: 8bit LSB first

Baud rate: fsys/8

Synchronous clock edge: Rising

## Setting example

#### Main routine

ld

ldc

ldc

;-- micro DMA setting --

ld (dma0v),0x25

dmam0,a

wa,0x0003

ldc dmac0,wa

ld a,0x00

xwa,0xC12 ld

dmas0,xwa xwa,0x807000 ld

dmad0,xwa

;-- SPIC setting --

(pdfc),0x07 ld (pdcr),0x06

(hsc0ct),0x0040 ldw

(hsc0md),0x2c43 ldw

(hsc0ie),0x00/

0,(hsc0ct+1)

(intetc01),0x01

0x0,(hsc0ct)

Interrupt routine (INTTC0)

loop2:

0,(hsc0st) bit

z,loop2 jr

0,(hsc0ct) res ld a,(hsc0rd)

nop

; Set micro DMA0 to INTHSC0

; Set number of micro DMA transmission to that number 1 (third time)

; micro DMA mode setting: source INC mode, 1 byte transfer

; Set source address to HSC0RD register

Set source address

Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0

Port setting PD0:HSSI0, PD1:HSSO0, PD2:HSCLK0

; Set data length to 8bit

; System clock enable, baud rate selection: f<sub>SYS</sub>/8

; LSB first, synchronous clock edge setting: set to Rising

Set to interrupt disable

; Set micro DMA operation by RFR0 to enable

; Set INTTC0 interrupt level to 1

Interrupt enable (iff=0)

; Start UNIT receiving

; Wait receiving finish case of UNIT receiving

= 1?

; UNIT receiving disable

; Read last receiving data

# 3.13 SDRAM Controller (SDRAMC)

TMP92CM27 includes SDRAM controller which supports SDRAM access by CPU.

The features are as follows.

## (1) Support SDRAM

Data rate type: Only SDR (Single data rate) type

Bulk of memory: 16/64 Mbits Number of banks: 2/4 banks Width of data bus: 16 bit Read burst length:

1 word/full page Write mode: Single/burst

## (2) Support Initialize sequence command

All banks precharge command 8 times auto refresh command Mode Register setting command

#### (3) Access mode

	CPU Access
Read burst length	1 word/full page
Addressing mode	Sequential
CAS latency (clock)	2
Write mode	Single/burst

# (4) Access cycle

CPU Access (Read/write)

1 word 4 states/full page - 1 state Read cycle: Single - 3 states/burst - 1 state Write cycle:

Data size: 8 bits/16 bits/32 bits

# (5) Refresh cycle auto generate

- Auto refresh is generated during except SDRAM access.
- Refresh interval is programmable
- Self refresh is supported

Note 1: Condition of SDRAM's area set by CS3 setting of memory controller.



# 3.13.1 Control Registers

Figure 3.13.1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

## SDRAM Access Control Register 1

SDACR1 (0250H)

SET A WIT TOO SEE SET WELL THE GROWN TO									
	7	6	5	4	3	2 ( (	1	0	
Bit symbol	-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC	
Read/Write		RW (7)							
After reset	0	0	0	0	0	(V <sub>1</sub> / )	0	0	
Function	Always write "0"	Always write "0"	Mode register recovery time 0: 1 clock 1: 2 clocks	Write recovery time 0: 1 clock 1: 2 clocks	Burst stop command 0: Precharge all 1: Burst stop	write 10: 1-word re write	d e read, burst	SDRAM controller 0: Disable 1: Enable	

Note 1: Execute the mode register setting command after changing <SBL1:0>. If change from "full-page read" to "1-word read", take care setting. Please refer to "3.13.3.4) Limitation point to use SDRAM".

# SDRAM Access Control Register 2

SDACR2 (0251H)

							/	
	7	6	5	4	3 (	<b>/2</b>	1	0
Bit symbol				SBS	SDRS1	SDRS0	SMUXW1	SMUXW0
Read/Write				<b>&gt;</b>		\ R/W		
After reset		$\bigg /$		0	0	) 0	0	0
Function				Number of banks 0: 2 banks 1: 4 banks	Select ROW 00: 2048 rov 01: 4096 rov 10: 8192 rov 11: Reserve	vs (12 bits) vs (13 bits)	Select addre type 00: TypeA (A 01: TypeB (A 10: TypeC (A 11: Reserved	A9-) A10-) A11-)

# SDRAM Refresh Control Register

SDRCR (0252H)

77		5	(4)	3	2	1	0
Bit symbol	4		SSAE	SRS2	SRS1	SRS0	SRC
Read/Write R/W			$\supset$		R/W		
After reset 0			1	0	0	0	0
Function Always write "0".			SR Auto Exit function 0: Disable 1: Enable	Refresh inter 000: 47 state 001: 78 state 010: 97 state 011: 124 state	es 100: 1 es 101: 1 es 110: 2	56 states 95 states 49 states 12 states	Auto refresh 0: Disable 1: Enable

# **SDRAM Command Register**

SDCMM (0253H)

	7	6	5	4	3	2	1	0
Bit symbol						SCMM2	SCMM1	SCMM0
Read/Write	/						R/W	
After reset						0	0	0
Function						Command e	xecuting	
						(Note 1) (Note 2)		
						000: Not execute		
						001: Execute initialize command		
						a. Precharge all banks		
						b. 8 times auto refresh		
						c. Set mode register		
						100: Set mode register		
					$\mathcal{A}(\mathcal{A})$	101: Execute self refresh Entry		
					(, ( )	110: Execute self refresh EXIT		
						Others: Reserved		

Note 1: <SCMM2:0> is cleared to "000" after a command is executed. But <SCMM2:0> is not cleared by executing the self refresh Entry command. It is cleared by executing the self refresh Exit command.

Note 2: When command except the self refresh Exit command is executed, write command after checking that <SCMM2:0> are "000".

Figure 3.13.1 SDRAM Control Registers

## 3.13.2 Operation Description

## (1) Memory access control

Access controller is enabled when  $\overline{SDACR1} < SMAC > = 1$ . And then  $\overline{SDRAM}$  control signals ( $\overline{SDCS}$ ,  $\overline{SDRAS}$ ,  $\overline{SDCAS}$ ,  $\overline{SDWE}$ ,  $\overline{SDLLDQM}$ ,  $\overline{SDLUDQM}$ ,  $\overline{SDLUDQM}$ ,  $\overline{SDCLK}$  and  $\overline{SDCKE}$ ) are operating during the time  $\overline{CPU}$  accesses  $\overline{CS3}$  area,

In the access cycle, outputs row/column multiplex address through A0 to A15 pin. And multiplex width is decided by setting SDACR2<SMUXW0:1>. The relation between multiplex width and row/column address is shown in Table.

		Table 3.13.	. I Address Mui	ltiplex						
TMP92CM27	Address of SDRAM Access Cycle									
Pin Name		Row Address		Column Address						
	TypeA <smuxw> "00"</smuxw>	TypeB <smuxw> "01"</smuxw>	TypeC <smuxw> "10"</smuxw>	16-Bit Data Bus Width B1CSH <bnbus> = "01"</bnbus>	32-Bit Data Bus Width B1CSH <bnbus> = "10"</bnbus>					
A0	A9	A10	A11 ((	// \\ A1 \\ (	A2					
A1	A10	A11	A12	A2 A2	Å3					
A2	A11	A12	A13	A3	A4					
A3	A12	A13	A14	A4 /	A5					
A4	A13	A14	A15	A5 (	) A6					
A5	A14	A15	A16	A6	A7					
A6	A15	A16	A17	(A7)/	A8					
A7	A16	A17	A18	(A8)	A9					
A8	A17	A18 👌	A19	A9	A10					
A9	A18	A19	A20	A10	A11					
A10	A19	A20	A21	AP	AP					
A11	A20	A21	A22							
A12	A21	A22	A23 _							
A13	A22	( A23	EA24	Row a	ddress					
A14	A23	EA24	EA25							
A15	EA24	EA25	E/A26	$\rightarrow$						

Table 3.13.1 Address Multiplex

Burst length of SDRAM read/write by CPU can be select by setting SDACR1<SBL1:0>.

SDRAM access cycle is shown in Table 3.13.2 and Table 3.13.3.

SDRAM access cycle number is not depending on B3CSL registers setting.

In the full page burst read/write cycle, a mode register set cycle and a precharge cycle are inserted automatically to cycle front and back.

(2) Instruction executing on SDRAM

CPU can be executed instructions that are asserted to SDRAM. However, below function is not operated.

- a) Executing HALT instruction
- b) Executing instructions that write to SDCMM register

When the above mentioned is operated, it is necessary to execute it by another memory such as built-in RAM.




Figure 3.13.3 Timing of CPU Write Cycle

(Structure of Data Bus: 16 bits  $\,\times\,$ 1, operand Size: 2 bytes, address: 2n + 0)

#### (3) Refresh control

This LSI supports two refresh commands of auto refresh and self refresh.

#### (a) Auto refresh

The auto refresh command is generated intervals that set to SDRCR<SRS2:0> automatically by setting SDRCR<SRC> to "1". The generation interval can be set between 47 to 312 states (2.4 µs to 15.6 µs at fSYS = 20 MHz).

CPU operation (instruction fetch and execution) stops while performing the auto refresh command. The auto refresh cycle is shown in Figure 3.13.4 and the auto refresh generation interval is shown in Table 3.13.2. Auto self refresh doesn't operate at IDLE1 mode and STOP mode. It can be used only with CPU operation NORMAL mode or IDLE2 mode.




Figure 3.13.4 Timing of Auto Refresh Cycle

Table 3.13.2 Refresh Cycle Insertion Interval

(Unit: μs)

	SDR	CR <srs< th=""><th>2:0&gt;</th><th>Insertion</th><th></th><th>f<sub>SYS</sub></th><th>Frequency</th><th>(System</th><th>clock)</th><th></th></srs<>	2:0>	Insertion		f <sub>SYS</sub>	Frequency	(System	clock)	
	SRS2	SRS1	SRS0	Interval (State)	6 MHz	10 MHz	12.5 MHz	15 MHz	17.5 MHz	20 MHz
/	0	(0)	0	47	7.8	4.7	3.8	3.1	2.7	2.4
	/0/	)	1	78	13.0	7.8	6.2	5.2	4.5	3.9
	0	1	(0)	97)	16.2	9.7	7.8	6.5	5.5	4.9
1	0		4,//	124	20.7	12.4	9.9	8.3	7.1	6.2
	1	0	0	156	26.0	15.6	12.5	10.4	8.9	7.8
Ī	1>>	0	1	195	32.5	19.5	15.6	13.0	11.1	9.8
	1	1	0	249	41.5	24.9	19.9	16.6	14.2	12.4
	1	1	1	312	52.0	31.2	25.0	20.8	17.8	15.6

#### (b) Self refresh

The self refresh command is generated by making it to SDCMM<SCMM2:0> to "101". The self refresh cycle is shown in Figure 3.13.5. During self refresh Entry, refresh is performed inside SDRAM (an auto refresh command is not needed).

Note 1: When stand-by mode is cancelled by a reset, the I/O registers are initialized, therefore, auto refresh is not performed.

Note 2: During self refresh Entry, it cannot be accessed to SDRAM.

Note 3: After the self refresh Entry command, shift CPU to IDLE1 or STOP mode. When during setting HALT instruction and SDCMM <SCMM2:0> to "101", execute NOP (more than 10 bytes) or another instructions.




Figure 3.13.5 Timing of Self Refresh Cycle



Self-Refresh condition is released by executing Serf-Refresh command. Way to execute Self-Refresh EXIT command is 2 ways: write "110" to SDCMM<SCMM2:0>, or execute EXIT automatically by synchronizing to releasing HALT condition. Both ways, after it executes Auto-Refresh at once just after Self-Refresh EXIT, it executes Auto-Refresh at setting condition. When it became EXIT by writing "110" to <SCMM2:0>, <SCMM2:0> is cleared to "000".

EXIT command that synchronize to release HALT condition can be prohibited by setting SDRCR<SSAE> to "0". If don't set to EXIT automatically, set to prohibit. If using condition of SDRAM is satisfied by operation clock frequency (clock gear down, SLOW mode condition and so on) is falling, set to prohibit. Figure 3.13.6




Figure 3.13.6 Execution flow example (Execute HALT instruction at low-speed clock).

; \*\*\*\*\*\*\*Sample program \*\*\*\*\*\*\* LOOP1: LDB A, (SDCMM) ; Check the command register clear ANDB A, 00000111B NZ, LOOP1 (SDRCR), 0000010100000011B ; Auto Exit disable → Self refresh Entry LDW ; Wait Self refresh Entry command executing NOP×10 LD (SYSCR1), XXXXX001B ; fc/2 HALT NOP ; Self refresh Exit (Internal signal only) (SYSCR1), XXXXX000B LD ; fc LD (SDCMM), 00000110B ; Self refresh Exit (command) LD (SDRCR), 0001---1B Auto Exit enable

#### (4) SDRAM initialize

After released reset, it can generate the following cycle that is needed to SDRAM. The cycle is shown in Figure 3.13.7.

- 1. Precharge all banks
- 2. The auto refresh cycle of 8 cycles
- 3. Set a Mode register

The above cycle is generated by setting SDCMM<SCMM2:0> to "001".

While performing this cycle, operation (an instruction fetch, command execution) of CPU is stopped.

In addition, before execute an initialization cycle, set port as SDRAM control signal and an address signal (A0 to A15).

After the initialization cycle was finished, SDCMM<SCMM2:0 is set to "000" automatically.




Figure 3.13.7 Timing of Initialization Cycle

#### (5) Connection example

The example of connection with SDRAM is shown in Table 3.13.3 and Figure 3.13.8.

Table 3.13.3 Connection with SDRAM SDRAM Pin Name MP92CM2 Data Bus Width: 16 Bits Pin Name 16 M 64 M 128 M 256 M 512 M Α0 A0 A0 Α0 A0 A0 Α1 Α1 A1 Α1 'n Α1 Α2 Α2 Α2 A2 A2 AŽ АЗ АЗ (A(3 АЗ АЗ АЗ A4 Α4 Α4 A4 A4 **A**4 Α5 A5/ Α5 Α5 Α5 A5 A6 A6 A6 **A6** A6 A6 Α7 Α7 Α7 Α7 ÀΖ Α7 Α8 Α8 Α8 Α8 A8 Α9 ⁄A,ø Ă9 Α9 Α9 Α9 A10 A10 A10 A10 Á10 A10 A11 BS A11 A11 A11 A11 A12 BS0 BS0 A12 A12 A13 BS1/ BS1 BS0 BS0 A14 7/ BS1 BS1 A15 CS C\$ ·Ç\$ CS C\$ SDCS SDLUDQM UDQM\_ **UDQM** MDQM UDQM UDQM **SDLLDQM** LDQM rbaw ĽDQM LDQM **LDQM** RAS RAS RAS RAS ràs **SDRAS** CAS CAS CAS (CAS CA\$ **SDCAS** WΕ WE SDWE ₩É WE WE) SDCKE CKE CKE CKE CKE ÇKĘ **SDCLK** CFK. CLK CLK CLK SDÁCR/ 00: 00: 01:/ 01: 10: <SMUXW> TypeA TypeA TypeB ТуреВ TypeC

(An): Row address

: Command address pin of SDRAM




Figure 3.13.8 Connection with SDRAM (4 M word × 16 bits)

### 3.13.3 Limitation point to use SDRAM

There are some points to notice when using SDRAMC. Please refer to the section under below and please be careful.

#### 1. WAIT access

When it uses SDRAM, some limitation is added if it access to memory except SDRAM. In N-WAIT setting of this LSI, if setting time is inserted as external WAIT, set time less than Auto Refresh cycle (Auto Refresh function that is controlled by SDRAM controller) × 8190.

2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)

When command that SDRAM controller has (SR-Entry, Initialize and Mode set) is executed, execution time is needed few states.

Therefore, when HALT instruction is executed after the SDRAM command, please insert NOP more than 10 bytes or other 10 instructions before executing HALT instruction.

#### 3. AR (Auto Refresh) interval time

When using SDRAM, set CPU clock that satisfy minimum operation frequency for SDRAM and minimum refresh cycle.

When SLOW mode is used by using SDRAM or it use system that clock gear may become down, consider AR cycle for SDRAM.

When AR cycle is changed, set to disable by writing "0" to SDRCR<SRC>.

## 4. Note of when changing access mode

If changing access mode from "full page read" to "1 word read", execute following program. This program must not execute on the SDRAM.

di ; Interrupt Disable (Added)
Id a,(optional external memory address)
Id (sdaer1),00001101b ; Change to "1-word read"
Id (sdcmm),0x04 ; Execute MRS (mode register setting)
Finterrupt enable (Added)

# 3.14 Analog/Digital Converter

The TMP92CM27 incorporates a 10-bit successive approximation-type analog/digital converter (AD converter) with 12-channel analog input.

Figure 3.14.1 is a block diagram of the AD converter. The 12-channel analog input pins (AN0 to AN11) are shared with the input-only port M and port N so they can be used as an input port.

Note: When IDLE2, IDLE1, or STOP mode is selected, as to reduce the power, with some timings the system may enter a standby mode even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.




Figure 3.14.1 Block Diagram of AD Converter

## 3.14.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMODO, ADMOD1, and ADMOD2. The 24 AD conversion data result registers (ADREGOH/L to ADREGBH/L) store the results of AD conversion.

Figure 3.14.2 to Figure 3.14.6 shows the registers related to the AD converter.





Figure 3.14.2 Register for AD Converter (1)

92CM27-350 2005-04-20



Note: As pin AN11 also functions as the  $\overline{\text{ADTRG}}$  input pin, do not set ADMOD1<ADCH3:0> ="1011" when using  $\overline{\text{ADTRG}}$  with ADMOD2<ADTRGE> set to "1".

Figure 3.14.3 Register for AD Converter (2)

92CM27-351 2005-04-20

ADMOD2

(12BAH)

AD Mode Control Register 2 2 7 6 5 4 3 0 1 ADTRGE Bit symbol Read/Write R/W After reset 0 0 AD conversion Function All ways write "0". trigger start control 0: Disable 1. Enable AD conversion start control by external strigger (ADTRG input)

0 Disabled Enabled Register for AD Converter (3) Figure 3.14.4

> 92CM27-352 2005-04-20




Figure 3.144.5 Register for AD Converter (4)

AD conversion result			7	6	5	4	3	2	1	0	
register High		bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02	
register riigir	ADREG0H	Read/Write		•		F	3				
	(12A1H)	After reset				Unde	fined				
	,	bit Symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12	
	ADREG1H	Read/Write				F					
	(12A3H)	After reset				Unde					
		bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
	ADREG2H	Read/Write				F			/		
	(12A5H)	After reset	ABBoo	4 B B 0 0	4 D D 0 7		fined	Abbar	10000	40000	
		bit Symbol	ADR39	ADR38	ADR37	ADR36	ADR35/	ADR34	ADR33	ADR32	
	ADREG3H	Read/Write After reset				Unde		_//			
	(12A7H)		ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42	
	ADDECALL	bit Symbol Read/Write	ADINAS	ADI(40	ADIX47	ADIX40		ADIN44	ADINAS	ADIN42	
	ADREG4H	After reset					fined				
	(12A9H)	bit Symbol	ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52	
	ADREG5H	Read/Write	710100	7151100	7151107		2	7151101	11.00	/ IDITOL	
	(12ABH)	After reset				Unde			1	$\rightarrow$	
	,	bit Symbol	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62	
	ADREG6H	Read/Write				///					
	(12ADH)	After reset			1	) Unde	fined 🔷		1/0		
	( /	bit Symbol	ADR79	ADR78	ADR77	_ADR76	ADR75	ADR74	ADR/73	ADR72	
	ADREG7H	Read/Write				F	?	///	(4)		
	(12AFH)	After reset				Unde	fined /		>		
		bit Symbol	ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82	
	ADREG8H	Read/Write				F	₹				
	(12B1H)	After reset				Unde	fined				
	ADDECOLL	bit Symbol	ADR99	ADR98	ADR97	ADR96	(ADR95()	ADR94	ADR93	ADR92	
	ADREG9H	Read/Write R									
	(12B3H)	After reset	$\mathcal{A}$			-	fined				
	ADDECALL	bit Symbol	ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2	
	ADREGAH	Read/Write		$\overline{}$			8)				
	(12B5H)	After reset	( )	10000	40007	Unde	_	10001	40000	40000	
	ADREGBH	bit Symbol	\ADRB9	ADRB8	ADRB7	ADRB6	/ ADRB5	ADRB4	ADRB3	ADRB2	
	(12B7H)	Read/Write After reset		·	$\wedge$	Unde					
	(120711)	Aitel leset				Onde	illieu				
							•				
				_		$\rightarrow$	ł				
				_	Stores High	her 8 bits o	f AD conve	rsion resu	t		
		$\langle \langle \langle \rangle \rangle \rangle$			$\rightarrow$ .						
		9	8 ^7	6 (5/	4 3	2 1	0				
Chann	nel x conversio	on result			)						
							<del> </del>				
			REGXH	7/					ADREGxL		
		\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	7 6 5	4 3	2 1 0		6 5 4	1 3 2	1 0		
^	$\wedge$						$\rightarrow$	$\infty$	$\bowtie$		
		_	>	~							
			(								
		Bits 5 to	1∖are alway	s read as	1.						
			\ \	• Bit0 is	s the AD co	onversion o	lata storag	e flag <ad< td=""><td>RxRF&gt;. Wh</td><td>nen the AD</td></ad<>	RxRF>. Wh	nen the AD	
				conve	ersion resu	It is stored	I, the flag	is set to 1	. When ei	ther of the	
		$\mathcal{L}$	/				,				
				regisi	cis (ADKE	GAH, ADK	LGXL) IS TE	au, iile iia	g is cleared	10 0.	
					Figure 3	.14.6	Register	for AD C	onverter	(5)	
~		~			Ū		•			. ,	

### 3.14.2 Description of Operation

## (1) Analog reference voltage

A high-level analog reference voltage is applied to the AVCC pin; a low-level analog reference voltage is applied to the AVSS pin. To perform AD conversion, the reference voltage, the difference between AVCC and AVSS, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between AVCC and AVSS, program a 0 to ADMOD1<VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait—3 us until the internal reference voltage stabilizes (This is not related to fc), then set ADMOD0<ADS> to 1.

#### (2) Analog input channel selection

The analog input channel selection varies depends on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMODO<SCAN> = "0")
  Setting ADMOD1<ADCH3:0> selects one of the input pins ANO to AN11 as the input channel.
- In analog input channel scan mode (ADMODO<SCAN>=1)
  Setting ADMOD1<ADCH3:0> selects one of the 12 scan modes.

Table 3.14.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMODO<SCAN> is cleared to "0" and ADMOD1<ADCH3:0> is initialized to "0000". Thus pin ANO is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Table 3.14.1 Analog Input Channel Selection

			V
	<adch3 0="" to=""></adch3>	Channel fixed <scan> = "0"</scan>	Channel scan <scan> = "1"</scan>
	0000	AN0	ANO
	0001	AN1	AN0 → AN1
	0010	AN2	$AN0 \rightarrow AN1 \rightarrow AN2$
	0011	⟨AN3 \V/	) ANO $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3
/	0100	AN4	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			→ AN4
	0101	AN5	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			$\rightarrow$ AN4 $\rightarrow$ AN5
	0110	AN6	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
	$\bigcirc$ )	$\wedge$	$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6
	0111	AN7	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7
/	1000	N8	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7
			→ AN8
	1001	AN9	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
	' \		$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7
			$\rightarrow$ AN8 $\rightarrow$ AN9
	1010	AN10	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7
			$\rightarrow$ AN8 $\rightarrow$ AN9 $\rightarrow$ AN10
	1011	AN11	$AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$
			$\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7
			$\rightarrow$ AN8 $\rightarrow$ AN9 $\rightarrow$ AN10 $\rightarrow$ AN11

(3) Starting AD conversion

To start AD conversion, program "1" to ADMOD0<ADS> in AD mode control register 0, or ADMOD2<ADTRGE> in AD mode control register 1 and input falling edge on  $\overline{\text{ADTRG}}$  pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to "1", indicating that AD conversion is in progress.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMODO<REPEAT> and ADMODO<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to "1" to indicate that AD conversion has been completed.

a. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "00" selects conversion channel fixed single conversion mode.

In this mode data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to "1", ADMODO<ADBF> is cleared to "0", and an INTAD interrupt request is generated.

b. Channel scan single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to "01" selects conversion channel scan single conversion mode.

In this mode data on the specified scan channels is converted once only. When scan conversion has been completed, ADMODO<EOCF> is set to "1", ADMODO<ADBF> is cleared to "0", and an INTAD interrupt request is generated.



#### Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "10" selects conversion channel fixed repeat conversion mode.

In this mode data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF is set to "1" and ADMOD0<ADBF> is not cleared to "0" but held at "1". INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITMO>.

Clearing <ITM0> to "0" generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to "1" generates an interrupt request on completion of every fourth conversion.

#### d. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to "11" selects conversion channel scan repeat conversion mode.

In this mode data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMODO<EOCF> is set to "1" and an INTAD interrupt request is generated. ADMODO<ADBF> is not cleared to "0" but held at "1".

To stop conversion in a repeat conversion mode (e.g., in cases c and d), program a "0" to ADMODO<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMODO<ADBF> is cleared to "0".

Switching to a half state (IDLE2 mode with ADMOD1<I2AD> cleared to "0", IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases c and d), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases a and b), conversion does not restart when the halt is released (The converter remains stopped).

Table 3.14.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.14.2 Relationship between the AD Conversion Modes and Interrupt Requests AD

∧ Mode	Interrupt Request	ADMOD0			
· · · · · · · · · · · · · · · · · · ·	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>	
Channel fixed single conversion mode	After completion of conversion	Х	0	0	
Channel scan single conversion mode	After completion of scan conversion	Х	0	1	
Channel fixed repeat	Every conversion	0	0		
conversion mode	Every forth conversion	1	ı	U	
Channel scan repeat conversion mode	After completion of every scan conversion	Х	1	1	

X: Don't care

(5) AD conversion time

99 states (4.95  $\mu s$  at  $f_{\rm sys}$  = 20 MHz) are required for the AD conversion of one channel

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREGOH/L to ADREGBH/L) store the results of AD conversion. (ADREGOH/L to ADREGBH/L) are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the AN0 to AN11 conversion results are stored in ADREG0H/L to ADREGBH/L respectively.

Table 3.14.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.14.3 Correspondence between Analog Input Channel and AD Conversion Result Register

Analog Input	AD Conversion	Result Register
Channel (Port G / Port L)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0< TM0>= "4"))
AN0	ADREG0H/L	
AN1	ADREG1H/L	$(7/\land)$
AN2	ADREG2H/L	$\sim$
AN3	ADREG3H/L	
AN4	ADREG4H/L	
AN5	ADREG5H/L	ADREGOH/L ←
AN6	ADREG6H/L	ADICEGONIZ
AN7	ADREG7H/L	ADREG1H/L
AN8	)) ADREG8H/L	<b>∖</b> ↓
AN9	ADREG9H/L	ADREG2H/L
AN10 / /	ADREGAH/L	~ <b>↓</b>
ANTI	ADREGBH/L	ADREG3H/L —


<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to "1". When either of the AD conversion result registers (ADREGXH or ADREGXL) is read, the flag is cleared to "0".

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to "6".

**TOSHIBA** 

#### Example:

1. Convert the analog input voltage on the AN3 pin and write the result, to memory address 2800H using the AD interrupt (INTAD) processing routine.



2. Converts repeatedly the analog input voltages on the three pins ANO, AN1, and AN2, using channel scan repeat conversion mode.

```
INTEPAD ← X - - - X 0 0 0 Disable INTAD.

ADMOD1 ← 1 1 0 0 0 0 1 0 Set pins AN0 to AN2 to be the analog input channels.

ADMOD0 ← X X 0 0 0 1 1 Start conversion in channel scan repeat conversion mode.

X: Don't care, -: No change
```

92CM27-359 2005-04-20

## 3.15 Digital/Analog Converter

8-bit resolution D/A converter of 2 channels is built into and it has the following features.

- 8-bit resolution D/A converter with two internal channels.
- A full range Buffer AMP is built in each channel.
- The standby can be set to each channel by the control register.


#### 3.15.1 Operation

Control register 0 DACnCNT0<OPn><REFONn> is set to "11" Output CODE is set to output register DACnREG. And, the output voltage corresponding to CODE appears to output pin DAOUTn by doing "1" to Control register 1 DACnCNT1<VALIDn> in write. When <VALIDn> is not set, the value of the output register is not reflected in DAOUTn. Therefore, set DACnCNT1<VALIDn> after the data of eight bits is updated without fail in DACnREG when you renew CODE. When "1" is written to <VALIDn>, the data of DACnREG takes in to a DA converter as 8 bit data, and recognizes as CODE. Moreover, DACnCNT0<OPn> output DAOUTn becomes High-Z by setting it as "0". Iref is cut by setting DACnCNT0<REFONn > to "0", and current consumption can be reduced. The setting of DACnCNT0<OPn> <REFONn > is needed before the HALT instruction is executed because the output voltage corresponding to CODE is output from output terminal DAOUTn after the HALT instruction is executed.

FigureFigure 3.15.1 is block diagram if the D/A converter.

Note: From DAOUTn, "1" is outputted from from immediately after setting DACnCNT0 <OPn> as "1."

Then, the value set up by DACnREG is outputted from DAOUTn.



92CM27-360 2005-04-20




Figure 3.15.1 D/A Converter Block Diagram

Control register Ø DACOCNTO register

DAC0CNT0 (12E3H)

1	7	6	\ \ <sup>5</sup> \^\	))4	3	2	1	0
Bit Symbol				$\bigg/$			REFON0	OP0
Read/Write			1				R/W	R/W
After reset	>		)				0	0
Function							0: Ref off	0: Output
		$\wedge$					1: Ref on	High-Z
								1: Output

Control register 0 DAC1CNT0 register

DAC1CNT0 (12E7H)

	7	6	5	4	3	2	1	0
Bit Symbol							REFON1	OP1
Read/Write							R/W	R/W
After reset							0	0
Function							0: Ref off	0: Output
							1: Ref on	High-Z
								1: Output

### Control register 1 DAC0CNT1

DAC0CNT1 (12E1H)

			- 3					
	7	6	5	4	3	2	1	0
Bit Symbol	-	-	-	-		f		VALID0
Read/Write	R/W	R/W	R/W	R/W		1		W
After reset	0	0	0	0				0
Function	Always	Always	Always	Always			$\bigcup Y$	0: Don't
	write "0"	write "0"	write "0"	write "0"				care
								1: Output
						()		CODE
								valid

Output register DAC0REG

DACOREG (12E0H)

				117			
	7	6	5	4 3	2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\searrow_0$
Bit Symbol	DAC07	DAC06	DAC05	DAC04 DAC03	DAC02	DAC01	DAC00
Read/Write				(VRM)	$\wedge$ (		
After reset	0	0	0	0	0/	\(\sqrt{\delta}\)	0
Function						70/	

Note: Write digital data and VALID in order of DACOREG → DACOCNT1.

Control register 1 DAC1CNT1

DAC1CNT1 (12E5H)

			(-3	7.7.				
	7	6	5	4<	3	2	1	0
Bit Symbol	_		\ _	-	7			VALID1
Read/Write	R/W	R/W	) R/W	R/W	>			W
After reset	0 /	$\bigcap_{\infty}$	0	∕0	>			0
Function	Always ( (	Always	Always	Always				0: Don't
	write "0"	write "0"	write "0"	write "0"				care
								1: Output
		)		~~				CODE
		/	$-(\Omega)$					valid

Output register DAC1REG

DAC1REG (12E4H)

	7	6	5	4	3	2	1	0
Bit Symbol	DAC17	DAC16	DAC15	DAC14	DAC13	DAC12	DAC11	DAC10
Read/Write		$\wedge$	<b>~</b>	R/	W			
After reset	0 /	J ( o	0	0	0	0	0	0
Function								

Note: Write digital data and VALID in order of DAC1REG → DAC1CNT1.

## 3.16 Watchdog Timer (Runaway detection timer)

The TMP92CM27 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (Runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction, and outputs "0" from the watchdog timer out pin \overline{WDTOUT} to notify peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

#### 3.16.1 Configuration

Figure 3.16.1 is a block diagram of the watchdog timer (WDT).




Figure 3.16.1 Block Diagram of Watchdog Timer

92CM27-363 2005-04-20

The watchdog timer consists of a 22-stage binary counter which uses the clock fsys as the input clock. The binary counter can output 2<sup>15</sup>/fsys, 2<sup>17</sup>/fsys, 2<sup>19</sup>/fsys, and 2<sup>21</sup>/fsys. Selecting one of the outputs using WDMOD<WDTP1:0> generates a watchdog timer interrupt and output watchdog timer out when an overflow generate as shown in Figure 3.16.2.

Since the watchdog timer out pin (\overline{WDTOUT}) outputs "0" when there is a watchdog timer overflow, the peripheral devices can be reset. Clearing the watchdog timer (writing the clear code (4EH) to the WDCR register) sets the WDTOUT pin to "1". In normal mode, the \overline{WDTOUT} pin continually outputs "0" until the clear code is written to the WDCR register.





Figure 3.16.2 Normal Mode

The runaway detection result can also be connected to the reset pin internally. In this case, the reset time will be between 22 to 29 system clocks (2.2 to 2.9  $\mu$ s at fsys = 20 MHz) as shown in Figure 3.16.3.



### 3.16.2 Control Registers

The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
  - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway. On a reset this register is initialized to WDMOD</br>

The detection time of the watch dog timer is shown in Figure 3.16.4.

2. Watchdog timer enable/disable control register < WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to clear this bit to 0 and to write the disable code (B1H) to the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to "1".

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to "0" at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

Enable control

Set WDMOD<WDTE> to "1".

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR  $\leftarrow$  0 1 0 0 1 1 1 0 Write the clear code (4EH).

92CM27-365 2005-04-20




Figure 3.16.5 Watchdog Timer Control Register

92CM27-366 2005-04-20

## 3.16.3 Operation

After the detection time set by the WDMOD<WDTP1:0> register is reached, the watchdog timer generates interrupt INTWD and outputs a low signal to the watchdog timer out pin WDTOUT. The binary counter for the watchdog timer must be cleared to 0 by software (Instruction) before INTWD is generated. If the CPU malfunctions (Runaway) due to causes such as noise and does not execute an instruction to clear the binary counter, the binary counter overflows and generates INTWD.

The CPU interprets INTWD as a malfunction detection signal, which can be used to start the malfunction recovery program to return the system to normal. A CPU malfunction can also be fixed by connecting the watchdog timer output to a reset pin for peripheral devices.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP modes. The watchdog counter continues counting during bus release (BUSAK = Low)

When the device is in IDLE2 mode, the operation of WDT depends on the WDMOD<12WDT> setting. Ensure that WDMOD<12WDT> is set before the device enters IDLE2 mode.



1. Clear the binary counter.

WDCR  $\leftarrow$  0 1 0 0 1 1 1 0

Write the clear code (4EH).

2. Set the watchdog timer detection time to 21/1fsys.

WDMOD  $\leftarrow$  1 0 1  $\times$  0 - -

Disable the watchdog timer

Clear <WDTE> bit to 0.
Write the disable code (B1H).



## 3.17 External bus release function

TMP92CM27 have external bus release function that can connect bus master to external. Bus release request (BUSRQ), bus release answer (BUSAK) pin is assigned to Port 86 and 87. And, it become effective by setting to P8CR and P8FC.

Figure 3.17.1 shows operation timing. Time that from BUSRQ pin inputted "0" until busis released (BUSAK is set to "0") depend on instruction that CPU execute at that time.




Figure 3.17.1 Bus release function operation timing

## 3.17.1 Non release pin

If it received bus release request, CPU release bus to external by setting BUSAK pin to "0" without start next bus. In this case, pin that is released have 4 types (A, B, C and D). Eve operation that set to high impedance (HZ) is different in 4 types. (Note) Table 3.17.1 shows support pin for 4 types. Any pin become non release pin only case of setting to that function by setting port. Therefore, if pin set to output port and so on, it is not set non relase pin, and it hold previous condition.

Table 3.17.1 Non release pin

\	/ >		
$\geq$	Туре	Eve operation that set to HZ	Support function (Pin name)
	A	Drive "1"	A23 to A16(P67 to P60), A15 to A8, A7 to A0,
			CS0 (P80), CS1 (P81), CS2 (P82), CS3 (P83), SDCS (P83),
/		_	CS4 (P84), CS5 (P85), SDWE (P90), SDRAS (P91),
_	)		SDCAS (P92), SDLLDQM(P93), SDLUDQM(P94), SDCLK(P96)
$\geq$	В	Drive "1"	$\overline{RD}$ , $\overline{WRLL}$ (P71), $\overline{WRLU}$ (P72), $R/\overline{W}$ (P73),
			SRWR (P74), SRLLB (P75), SRLUB (P76)
	С	Drive "0"	SDCKE(P95)
	D	None operation	D15 to D8(P17 to P10), D7 to D0

Note ) Although the output buffer of  $\overline{\text{RD}}$ ,  $\overline{\text{WRLL}}$  (P71),  $\overline{\text{WRLU}}$  (P72),  $R/\overline{\text{w}}$  (P73),  $\overline{\text{SRWR}}$  (P74),  $\overline{\text{SRUB}}$  (P75) and  $\overline{\text{SRUB}}$  (P76) is turned off at the time of bus release, a pull-up will be turned on and it will not become high impedance (HZ).

### 3.17.2 Connection example

Figure 3.17.2 show connection example.




Figure 3.17.2 Connection example

#### 3.17.3 Note

If use bus release function, be careful following notes

1) Prohibit using this function together SDRAM controller

Prohibitalso SDRAMC basically, but if external bus master use SDRAM, set SDRAM to SR (self refresh) condition before bus release request. And, when finish bus release, release SR condition. In this case, confirm each condition by handshake of general purpose port.

2) Support standby mode

The condition that can receive this function is only CPU operationg condition and during IDLE2 mode. During IDLE1 and STOP condition don't receive. (Bus release function is ignored).

3) Internal resource access disable

External bus master cannot access to internal memory and internal I/O of TMP92CM27. Internal I/O operation during bus releasing.

4) Internal I/O operation during bus releasing

Internal I/O continue operation during bus releasing, please be careful. And, it set the watchdog timer, set runaway time by consider bus release time.

92CM27-369 2005-04-20

# 4. Electrical Characteristics

# 4. 1 Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	VCC	-0.5 to 4.0	
Input Voltage	VIN	-0.5 to VCC+0.5	(V)
Output Current (1 pin)	IOL	2	mA
Output Current (1 pin)	IOH	-2 \	/ mA
Output Current (total)	ΣΙΟL	80	_m/A
Output Current (total)	ΣΙΟΗ	-80	mA
Power Dissipation (Ta=85°C)	PD	600	mW
Soldering Temperature (10 s)	TSOLDER	260	°C
Storage Temperature	TSTG	-65 to 150	°C ⟨
Operation Temperature	TOPR	-40 to 85	℃ 🗘

Note: The maximum ratings are rated values that must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products that include this device, ensure that no maximum rating value will ever be exceeded.

Point of note about solderability of lead free products (attach "G" to package name)

Test parameter	Test condition	Note
Solderability	Use of Sn-63Pb solder Bath  Solder bath temperature = 230°C, Dipping time = 5 seconds  The number of times = one, Use of R-type flux	Pass: solderability rate until forming ≥ 95%
	Use of Sn-3.0Ag-0.5Cu solder bath  Solder bath temperature = 245°C, Dipping time = 5 seconds  The number of times = one, Use of R-type flux (use of lead free)	

# 4. 2 DC Electrical Characteristics

 $VCC = 3.3 \pm 0.3 V / X1 = 4 \text{ to } 40 \text{MHz} / \text{Ta} = -40 \text{ to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter	Min	Тур	Max	Ųnit	Condition
VCC	Power Supply Voltage (DVCC=AVCC=DAVCC) (DVSS=AVSS=DAVSS=0V)	3.0		3.6	V	X1 = 6 to 10MHz (Note 1) X1 = 4 to 40MHz (Note 2)
VIL0	Input Low Voltage for D0 to D7 P10 to P17(D8 to D15)			0.6	725	)
VIL1	Input Low Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4			0.3 × VCC	7	
VIL2	Input Low Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, NMI, RESET	-0.3		0.25×VCC	v	
VIL3	Input Low Voltage for AM0 to AM1	.((	7(//>	0.3	7	
VIL4	Input Low Voltage for X1			0.2 × VCC	) }.~	
VIH0	Input High Voltage for D0 to D7 P10 to P17(D8 to D15)	2.0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		$\mathcal{I}$	
VIH1	Input High Voltage for PC0 to PC1, PC3 to PC4, PD0, PL4	0.7×VCC				
VIH2	Input High Voltage for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PE7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PM0 to PN3, NMI, RESET	0.75 × VCC		> VCC + 0.3	V	
VIH3	Input High Voltage for AM0 to AM1	VC6-0.3				
VIH4	Input High Voltage for X1	0.8×VCC	V			

Note 1) At the time of PLL use. Note 2) At the time of PLL un-use.


Symbol	Parameter	Min	Тур	Max	Unit	Condition
VOL	Output Low Voltage			0.45		IOL = 1.6mA
VOL2	Output Low Voltage for PC0 to PC1, PC3 to PC4			0.45	V	IOL = 3.0mA
VOH	Output High Voltage	2.4				IOH = -400 μ A
ILI	Input Leakage Current		0.02	±5	μΑ	0.0 ≤ Vin ≤ VCC
ILO	Output Leakage Current		0.05	±10	μΑ	0.2 ≤ Vin ≤ VCC-0.2V
VSTOP	Power Down Voltage at STOP (for initernal RAM back-up)	1.8		3.6	٧	VIL2 = 0.2*VCC; VIH2 = 0.8*VCC
RRST	Pull Up Resister for RESET	80		500	KΩ	
RKH	Programmable Pull Up Resister for P70 to P72, P74 to P76	80		300		
CIO	Pin Capacitance			10	_ pF	fc=1MHz
VTH	Schmitt Width for P71 to P77, P86, P87, PA0 to PA5, PC2, PC5, PD1 to PD5, PF0 to PF7, PJ0 to PJ7, PK0 to PK7, PL0 to PL3, PL5 to PL7, PM0 to PM7, PN0 to PN3, NMI, RESET	0.4	1.0			
VTH2	Schmitt Width for PC0 to PC1, PC3 to PC4	0.2			V	
ICC	NORMAL (Note 2)		50.0	60.0		
	IDLE2		25.0	> 31.5	mA	VCC=3.6V, fc=40MHz(fsys=20MHz)
	IDLE1	(	7.5	11.5	((	// 5)
	STOP		0.2	50	μA	VeC≠3.6V

Note 1: Typical values are for when Ta = 25°C, Vcc = 3.3 V unless otherwise noted.

Note 2: ICC NORMAL measurement conditions:

All functions are operational; output pins except bus pin are open, and input pins are fixed. Bus pin

CL=30pF.



## 4. 3 AC Characteristics

## 4.3.1 Basic Bus Cycle

Read cycle

VCC =  $3.3 \pm 0.3$ V / fc = 4 to 40MHz / Ta = -40 to 85°C

No. Parameter	Cumbal	Variable		fc=40MHz	fc=27MHz	Unit	
No.	raiailletei	Symbol	Min	Max	fsys=20MHz	fsys=13.5MHz	Unit
1	OSC period (X1/X2)	tosc	25	250	25	37.0	
2	System Clock period (=T)	t <sub>CYC</sub>	50	500	50	74.0	
3	SDCLK Low Width	t <sub>CL</sub>	0.5T-15		(// 10)	22	
4	SDCLK High Width	t <sub>CH</sub>	0.5T-15		10/	22	
5-1	A0 to A23 Valid $$\rightarrow$$ D0 to D15 Input at 0WAIT	t <sub>AD</sub>		2.0T-50	50		
5-2	A0 to A23 Valid $$\rightarrow$$ D0 to D15 Input at 1WAIT	t <sub>AD3</sub>	.(	3.01-50	100		
6-1	$\overline{\mathrm{RD}}$ Fall $\rightarrow$ D0 to D15 Input at 0WAIT	t <sub>RD</sub>		1.5T-45	30	66	
6-2	$\overline{\mathrm{RD}}$ Fall $\rightarrow$ D0 to D15 Input at 1WAIT	t <sub>RD3</sub>		2.5T-45	80	140	ns
7-1	$\overline{ m RD}$ Low Width at 0WAIT	t <sub>RR</sub>	1.5T-20		55	91	110
7-2	$\overline{\mathrm{RD}}$ Low Width at 1WAIT	t <sub>RR3</sub>	2.5T-20		105	165	
8	A0 to A23 Valid $ ightarrow \ \overline{\rm RD} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	t <sub>AR</sub>	0.5T-20		5	17	
9	$\overline{\mathrm{RD}}$ Fall $ ightarrow$ SDCLK Rise	t <sub>RK</sub>	0.5T-20		5	17	
10	A0 to A23 Valid $\rightarrow$ D0 to D15 Hold	(t <sub>RA</sub>	$\rightarrow$ 0		) (0	0	
11	$\overline{\mathrm{RD}}$ Rise $\rightarrow$ D0 to D15 Hold	t <sub>HR</sub>	> 0		/ ))0	0	
12	WAIT Set-up Time	t <sub>TK</sub>	20/		20	20	
13	WAIT Hold Time	t <sub>ĶТ</sub>	5<		5	5	
14	Data Byte Control Access Time for SRAM	t <sub>SBA</sub>		1.5T-45	40	66	
15	RD High Width	) t <sub>RRH</sub>	0.5T-15		10	22	

Write cycle


 $VCC = 3.3 \pm 0.3 \text{V} / \text{fc} = 4 \text{ to } 40 \text{MHz} / \text{Ta} = -40 \text{ to } 85^{\circ}\text{C}$ 

No. Rarameter		Symbol		fc=40MHz	fc=27MHz	Unit	
INO.	No.	Sylliudi	Min	Max	fsys=20MHz	fsys=13.5MHz	Offic
16-1	D0 to D15 Valid WRxx Rise at 0WAIT	tow	1 <sub>25T-35</sub>		27.5	57.5	
16-2	D0 to D15 Valid WRxx Rise at 1 WAIT	t <sub>DW3</sub>	2.25T-35		77.5	131.5	
17-1	WRxx Low Width at 0WAIT	t <sub>ww</sub>	1.25T-30		32.5	62.5	
17-2	WRxx Low Width at 1WAIT	twws	2.25T-30		82.5	136.5	
18	A0 to A23 Valid → WR Fall	t <sub>AW</sub>	0.5T-20		5	17	
19	WRxx Fall → SDCLK Rise	t <sub>WK</sub>	0.5T-20		5	17	
20	WRxx Rise → A0 to A23 Hold	$t_{WA}$	0.25T-5		7.5	13.5	ns
21	WRxx Rise → D0 to D15 Hold	t <sub>WD</sub>	0.25T-5		7.5	13.5	
22	RD Rise → D0 to D15 Output	t <sub>RDO</sub>	0.5T-5		20		
23	Write Pulse Width for SRAM	t <sub>SWP</sub>	1.25T-30		32.5	62.5	
24	Data Byte Control to End of Write for SRAM	t <sub>SBW</sub>	1.25T-30		32.5	62.5	
25	Address Setup Time for SRAM	t <sub>SAS</sub>	0.5T-20		5	17	
26	Write Recovery Time for SRAM	t <sub>SWR</sub>	0.25T-5		7.5	13.5	
27	Data Setup Time for SRAM	t <sub>SDS</sub>	1.25T-35		27.5	57.5	
28	Data Hold Time for SRAM	t <sub>SDH</sub>	0.25T-5		7.5	13.5	

AC Measuring Condition


<sup>•</sup>Output level : High = 0.7Vcc, Low = 0.3Vcc, CL = 50pF •Input level : High = 0.9Vcc, Low = 0.1Vcc

(1) Read cycle (0 wait, fc= $f_{OSCH}$ ,  $f_{FPH}$ =fc/1)




Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

(2) Write cycle (0 wait, fc=f<sub>OSCH</sub>, f<sub>FPH</sub>=fc/1)



Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.




**TOSHIBA** 

# 4.3.2 Page ROM read cycle

## (1) Page ROM Read Cycle (3-2-2-2 mode)

No	Symbol	Parameter	Variable		40MHz	27MHz	Unit
			Min Max				
1	t <sub>CYC</sub>	System Clock Period (=T)	50	166.7	50	74	
2	t <sub>AD2</sub>	A0,A1 → D0 to D15 Input		2.0T-50	(50// \)	98	
3	t <sub>AD3</sub>	A2 to A23 → D0 to D15 Input		3.0T-50	100	172	ns
4	t <sub>RD3</sub>	RD Fall → D0 to D15 Input		2.5T-45	80	140	115
5	t <sub>HA</sub>	A0 to A23 Invalid → D0 to D15 Hold	0			0	
6	t <sub>HR</sub>	RD Rise → D0 to D15 Hold	0	$\mathcal{A}()$	0	0	



## 4.3.3 SDRAM Controller AC Characteristics

No	Symbol	Parameter	Variab	ole	40MHz	27MHz	Unit
	,		Min	Max			
1	t <sub>RC</sub>	Ref/Active to Ref/Active Command	2T		100	148	
		Period				) }	
2	t <sub>RAS</sub>	Active to Precharge Command Period	2T	12210	100	148	
3	t <sub>RCD</sub>	Active to Read/Write Command Delay	Т	<b>\</b>	(50/	74	
		Time					
4	t <sub>RP</sub>	Precharge to Active Command Period	T	(	50	74	
5	t <sub>RRD</sub>	Active to Active Command Period	3T		150	222	
6	t <sub>WR</sub>	Write Recovery Time(CL*=2)	T	4( )	50	74	
7	t <sub>CK</sub>	CLK Cycle Time(CL*=2)	T		50	74	
8	t <sub>CH</sub>	CLK High Level Width	0.5T-15		10 (	22	
9	t <sub>CL</sub>	CLK Low Level Width	0.5T-15		10	22)	ns
10	t <sub>AC</sub>	Access Time from CLK(CL*=2)	7(//	T-30	20	44	
11	t <sub>OH</sub>	Output Data Hold Time	0		0	0	
12	t <sub>DS</sub>	Data-in Set-up Time	0.5T-10		15	27	
13	t <sub>DH</sub>	Data-in Hold Time	T-15		(//35)	59	
14	t <sub>AS</sub>	Address Set-up Time	0.75T-30		7.5	25.5	
15	t <sub>AH</sub>	Address Hold Time	0.25T-9		3.5	9.5	
16	t <sub>cks</sub>	CKE Set-up Time	0.5T-15		// 10	22	
17	t <sub>CMS</sub>	Command Set-up Time	0.5T-15		10	22	
18	t <sub>CMH</sub>	Command Hold Time	0.5T-15		10	22	
19	t <sub>RSC</sub>	Mode Register Set Cycle Time	1	14	50	74	


CL\*: CAS latency.

AC measuring conditions


- Output level: High = 0.7 Vcc, Low = 0.3 Vcc, CL = 50 pF
- Input level: High = 0.9 Vcc, Low = 0.1 Vcc.




# (1) SDRAM read timing (CPU access)




# (2) SDRAM write timing (CPU access)




## (3) SDRAM burst read timing (Start of burst cycle)




(4) SDRAM burst read timing (End of burst cycle)



# (5) SDRAM initialize timing



# (6) SDRAM refresh timing




## 4.3.4 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

(1) COLIT III pat III cao (II C III talia ao III cao)									
Parameter	Symbol	Variable		fc=40MHz fsys=20MHz			fc=27MHz fsys=13.5MHz		
		Min	Max	Min	Max	Min	Max		
SCLK Cycle (Programmable)	t <sub>SCY</sub>	16X		0.4		0.59		μs	
Output Data → SCLK Rise/Fall	t <sub>oss</sub>	t <sub>SCY</sub> /2-4X-90	<	10	$\langle \langle \rangle \rangle$	58			
SCLK Rise/Fall → Output Data Hold	t <sub>OHS</sub>	t <sub>SCY</sub> /2+2X+0		250	)	370			
SCLK Rise/Fall → Input Data Hold	t <sub>HSR</sub>	3X+10		85	15	121		ns	
SCLK Rise/Fall → Input Data Hold	t <sub>SRD</sub>		t <sub>scy</sub> -0		400		592		
Input Data Valid → SCLK Rise/Fall	t <sub>RDS</sub>	0	4	0>		0/			

(2) SCLK output mode (I/O interface mode)

= / COLIT Catpat mode (# C intom	acc meac,		\ \ \ / / / /		$\langle \cdot \rangle$			
Parameter	Symbol	Variable		fc=40MHz fsys=20MHz		170	MHz 3.5MHz	Unit
		Min	Max	Min	Max	Min	Max	
SCLK cycle (Programmable)	t <sub>SCY</sub>	16X	8192X	0.4	> 204	0.59	303	μs
Output Data → SCLK Rise/Fall	toss	t <sub>scv</sub> /2-40		160/	$\left( \begin{array}{c} \\ \end{array} \right)$	256		
SCLK Rise/Fall → Output Data Hold	t <sub>ohs</sub> $\langle$	t <sub>SCY</sub> /2-40		160		256		
SCLK Rise/Fall → Input Data Hold	t <sub>HSR</sub>	6		9)		0		ns
SCLK Rise/Fall → Input Data Valid	t <sub>SRD</sub>		t <sub>SCY</sub> -1X-180		195		375	
Input Data Valid → SCLK Rise/Fall	t <sub>RDS</sub>	1X+180	$\wedge$	205		217		



## 4.3.5 Interrupts

		Variable		fc=40	MHz	fc=27		
Parameter	Symbol	Valle	variable		fsys=20MHz		.5MHz	Unit
		Min	Max	Min	Max	Min	Max	
INT0 to INTB, NMI	t <sub>INTAL</sub>	4T+40		240		336	>	
low level width	UNIAL	71170		240		330		ns
INT0 to INTB, $\overline{\mathrm{NMI}}$	t	4T+40		240 /	(7	336		113
high level width	t <sub>INTAH</sub>	71740		240 (		))30		

## 4.3.6 AD Conversion Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
AVCC	AD Converter Power Supply Voltage	vcc/	vçc (	) vcc	
AVSS	AD Converter Ground	VSS	vsš	vss	V
AVIN	Analog Input Voltage	AVSS		AVCC	
Ε <sub>τ</sub>	Total error		±1.0	±4.0	LSB
<b>□</b> T	(Quantize error of ±0.5LSB is included)		11.0	14.0	LOB

Note 1: 1LSB = (AVCC - AVSS)/1024 [V]

Note 2: Minimum frequency for operation

Clock frequency which is selected by clock is over than 4MHz, operation is guaranteed.

Note 3: The value for Icc includes the current which flows through the AVCC pin/

## 4.3.7 DA Conversion Characteristics

Symbol	Parameter	Condition	on 🔙	Min	Тур	Max	Unit
DAOUT	Output voltage range	RL = 3.6 KΩ		DAVSS+0.3		DAVCC-0.3	V
E <sub>T</sub>	Total error	RL = 3.6 KΩ			±1.0	±4.0	LSB
RL	Resistive load	DAVSS+0.3 ≤ DAOU	T ≦ DAVCC-0.3	3.6			ΚΩ

Note 1: 1LSB = (DAVCC - DAVSS)/256 [V]

Note 2: The value for I<sub>CC</sub> includes the current which flows through the DVCC pin.



4.3.8 Event Counter (TA0IN, TA2IN, TA4IN, TA6IN, TB0IN0, TB0IN1, TB1IN0, TB1IN1, TB2IN0, TB2IN1, TB3IN1, TB3IN1)


Parameter	Symbol	Variable		fc = 40 fsys = 2		fc = 2 fsys = 1	Unit	
		Min	Max	Min	Max	Min	Max	
Clock period	t <sub>VCK</sub>	8X+100		300		396		ns
Clock low level width	t <sub>VCKL</sub>	4X+40		140		188		ns
Clock high level width	t <sub>VCKH</sub>	4X+40		<140		188	·	ns

Note: Symbol x in the above table means the period of clock  $f_{FPH}$ , it's half period of the system clock  $f_{SYS}$  for CPU core. The period of  $f_{FPH}$  depends on the clock gear setting.




# 4.3.9 High Speed SIO Timing

Symbol	Parameter	Varia	able	40 MHz	36 MHz	27MHz	Unit
Syllibol	raiailletei	Min	Max	40 MI12	30 MITZ	ZTIVITIZ	Offic
fpp	HSCLK frequency ( = 1/X)		10	10	9	6.75	MHz
t <sub>r</sub>	HSCLK rising timing		8	8	8	8	
t <sub>f</sub>	HSCLK falling time		8	8	8	8	
t <sub>WL</sub>	HSCLK Low pulse width	0.5X-8		42	47	(66)	<b>/</b>
twH	HSCLK High pulse width	0.5X-16		34	39	58	
t <sub>ODS1</sub>	Output data valid  → HSCLK rise	0.5X-18		32	37	56	
t <sub>ODS2</sub>	Output data valid  → HSCLK fall	0.5X-23		27	32	51	ns
todh	HSCLK rise/fall  → Output data hold	0.5X-10		40	45	64	
t <sub>IDS</sub>	Input data valid  → HSCLK rise/fall	0X+20		20	20	20	1
t <sub>IDH</sub>	HSCLK rise/fall  → Input data hold	0X+5		5//	5 <	5	



#### 4.3.10 External bus release function



Parameter	Symbol	Variable	fc=40	MHz 0MHz	Unit
Falametei	Symbol	Min Max	Min	Max	OIIIL
Floating BUSAK falling	t <sub>ABA</sub>	0 30	0>	(30)	ns
Floating BUSAK rising	$t_{BAA}$	0 30	0 <	30	ns

Note 1: Even if the BUSRQ signal goes low, the bus will not be released while the WAIT signal is low. The bus will only be released when BUSRQ goes low while WAIT is high.

Note 2: This line shows only that the output buffer is in the off state. It does not indicate that the signal level is fixed. Just after the bu is released, the signal level set before the bus was released is maintained dynamically by the external capacitance. Therefore, to fix the signal level using an external resistor during bus release, careful design is necessary, as fixing of the level is delayed. The internal programmable pull-up/pull-down resistor is switched between the active and non-active states by the internal signal.



# 5. Special Function Register

Special function register(SFR) is control of an input-and-output port and the control register of a circumference part, and it is assigned to 8 K bytes of address area of 000000H to 001FFFH.

(1) Input-and-Output port

(9) Pattern Generator

(2) Interrupt control

(10) High speed serial channels

(3) DMA controller

(11) UART mode / Serial channels

(4) Memory controller

(12) I<sup>2</sup>CBUS mode / Serial channels

(5) Clock control / PLL

(13) AD converter

(6) SDRAM controller

(14) DA converter

(7) 8-bit timer

(15) Watch dog timer

(8) 16-bit timer

(16) Key-on wake up

### Composition of a table

	Symbol	Name	Address	7 6		1 0
Ī					$\overline{\mathbb{F}}$	Symbol Read/Write
			40			The initial value at the time of reset
ı				$\wedge$	/	11000

Note1: "Prohibit RMW" of a table shows that it do not support read-modify-write operation for the register.

Example) When only bit 0 of a P1CR register is set to "1", usually "SET 0,(0006H)", but It is necessary to write in this register to a 8-bit register by the "LD" (transfer) command for "Prohibit RMW".

#### The meaning of a sign

R/W

:Read/Write enable

4

:Only Read enable

• •

:Only Write enable

W\*

:Read Write enable (However, always read as "1")

Prohibit

:Read-modify-write instruction is Prohibit ed

RMW-

(EX, ADD, ADC, BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, RRD instruction is disable).

Prohibit

:Read-modify-write instruction is Prohibit ed in the case of pull-up control of the

ŔMW\*

port.

Table 5. I/O Register Map

[1] Input-and-Output port

address	register name	address	register name	address	register name		address	register name
0000H		0010H		0020H	P8		0030H	PC
1H		1H		1H	P8CR	<	1H	PCFC2
2H		2H		2H	P8FC		2H	PCCR
3H		3H		3H	P8FC2		( <u>3H</u>	PCFC
4H	P1	4H		4H	P9		<b>\</b> 4⊬)	PD
5H		5H		5H	P9DR		5H	PDFC2
6H	P1CR	6H		6H	_ ((	7	∕ (\ 6H	PDCR
7H	P1FC	7H		7H	P9FC\\	/_	<i>))</i> 7H	PDFC
8H		8H	P6	8H	PA 📐		-∕ 8H	
9H		9H		9H	PAF¢2		9H	
AH		AH	P6CR	AH	PACR	$\mathcal{F}$	AH	
BH		BH	P6FC	BH	PAFC		BH	
CH		CH	P7	CH,	11 //>		CH	PF\\
DH		DH		DH Ì	\\		DH)	RFFC2
EH		EH	P7CR	EE			£Ή	PECR
FH		FH	P7FC	(₩)		_	(FH)	PFFC
				_ \^<	J) (	$\nearrow$		$(/ \cap)$

		_		
address	register name		address	register name
0040H			0050H	PK (
1H			1H	PKFC2
2H			2H	
3H			3H	PKEC
4H			4H	PL \\
5H			5H	PLEC2
6H			6H/	PLCR
7H			( (7H	RLFC
8H			∕8H	₽M
9H		/	9H	
AH		(	// AH	
BH		\	( ★BH	PMFC /
CH	PJ// ) <i>l</i>		CH	PŅ ( (
DH	PJFC2		DH	
EH	PJCR		EH,	
FH	PJFC	>	FH <sup>&lt;</sup>	PNFC
	$\langle \rangle$	>		

Note) Do not access address to which Register Name is not assigned. register is not assigned to the address.

[2] Interrupt control

|--|

	-j	apt 00114.01						L	- 1 -	71111 ( OO11a	
a	address	register name		address	register name		address	register name		address	register name
	00D0H	INTE01		00E0H	INTETB0		00F0H	INTETC01	_	0100H	DMA0V
	1H	INTE23		1H			1H	INTETC23	<	1H	DMA1V
	2H	INTE45		2H	INTETB1		2H	INTETC45		2H	DMA2V
	3Н	INTE67		3H			3H	INTETC67		( <u>3H</u>	DMA3V
	4H	INTETA01		4H	INTEPAD		4H			<b>\</b> 4⊬)	DMA4V
	5H	INTETA23		5H	INTETB2		5H	SIMC		5H	DMA5V
	6H	INTE8TA45		6H	INTETB3		6H	IIMÇ0 ((	//	∕ (\ 6H	DMA6V
	7H	INTE9TA67		7H	INTETB4		7H		$^{\prime}$	<i>))</i> 7H	DMA7V
	8H	INTES0		8H	INTETB5		8H	INTCLR	/	-∕ 8H	DMAB
	9H	INTES1		9H	INTETBOX		9H			9H	DMAR
	AH	INTES2		AH			AH	IIMC1	$)^{\sim}$	AH	
	BH	INTES3		BH			BH	MMC2		BH	
	CH	INTESB0		CH			CH <sub>2</sub>	BECSL		CH	INTSEL
	DH	INTESB1		DH			DH	BECSH		DH.	NTST
	EH	INTEAHSC0		EH			EE	EMUCR		£Η	<b>ЛИДСЗ</b>
	FH	INTEBHSC1		FH	INTNMWDT		(FH	MSAREMU		(FH)	IIMC4
								<i>))</i> '	$\checkmark$	~	$(/ \cap)$
			1 1			_					

[4] Memory controller

$\Gamma \Gamma$	$\sim$	ock			•	М.	
15	Y. / I	$\sim$	$\sim$	ntrai		ω.	r
w		$\sigma$	w	IU O	1	/ L	4

	or y cor in onci				< 1	Ol Glock o		_ ( )	\	
address	register name		address	register name		address	register name	)]	address	register name
0140H	B0CSL		0150H	B4CSL		0160H/		/	10E0H	SYSCR0
1H	B0CSH		1H	B4CSH		(1H)			1H	SYSCR1
2H	MAMR0		2H	MAMR4		2H			2H	SYSCR2
3H	MSAR0		3H	MSAR4		3H			3H	EMCCR0
4H	B1CSL		4H.	B5CSL		4H			4H	EMCCR1
5H	B1CSH		<i>(5</i> Ħ	B5CSH		<b>√</b> 5H			5H	EMCCR2
6H	MAMR1		/ <b>€</b> H	MAMR5		/6H	PMEMCR		6H	
7H	MSAR1		₩/AH	MSAR5		1/7/			7H	
8H	B2CSL		//>/8H	BEXCSL	<		~		8H	PLLCR0
9H	B2CSH		√/ 9H	BEXCSH		He -			9H	PLLCR1
AH	MAMR2	Ì	AH	. ((	7	$\wedge$ AH			AH	
BH	MŞAR2 /		→ BH			)) BH			BH	
CH	B3CSL //		CH			CH			CH	
DH	B3CSH\		DH <sub>2</sub>			DH			DH	
EH	MAMR3	$\supset$	EH )		/	EH			EH	
FH	MSAR3		FH			FH			FH	
	· · ·									
<										
	$\overline{}$		. \ (					i 1		

[6] SDR	AM controller	[7] 8-bit t	mer			
address 0250H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH EH	register name SDACR1 SDACR2 SDRCR SDCMM	address 1100H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH EH	register name TA01RUN TA0REG TA1REG TA01MOD TA1FFCR  TA23RUN TA2REG TA3REG TA3REG TA23MOD TA3FFCR	address 1110H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH E	register name TA45RUN TA4REG TA5REG TA45MOD TA5FFCR TA67RUN TA6REG TA7REG TA67MOD TA7FFCR	


[8] 16-bit timer

address	register name	address	register name	address	register name		address	register name
1180H	TB0RUN	1190H	TB1RUN	11A0H	TB2RUN		11B0H	TB3RUN
1H		1H		1H		<	1H	
2H	TB0MOD	2H	TB1MOD	2H	TB2MOD		> 2H	TB3MOD
3H	TB0FFCR	3H	TB1FFCR	3H	TB2FFCR		( <u>3</u> H	ŢB3FFCR
4H		4H		4H			\\_4H)	~
5H		5H		5H			5H∕	
6H		6H		6H	_ ((	//	∕ (\ 6H	
7H		7H		7H		$^{\prime}$	<i>))7</i> H	
8H	TB0RG0L	8H	TB1RG0L	8H	TB2RG0L	/	-∕ 8H	TB3RG0L
9H	TB0RG0H	9H	TB1RG0H	9H	TB2RG0H		9H	TB3RG0H
AH	TB0RG1L	AH	TB1RG1L	AH	TB2RG1L	$\mathcal{F}$	AH	TB3RG1L
BH	TB0RG1H	BH	TB1RG1H	BH	TB2RG1H		BH	TB3RG1H
CH	TB0CP0L	CH	TB1CP0L	CH,	TB2CPQL		CH	(TB3CP0L
DH	TB0CP0H	DH	TB1CP0H	DH Ì	TB2CP0H		DH	TB3CP0H
EH	TB0CP1L	EH	TB1CP1L	EE	TB2CP1L		EHK	ŤB3CP1L
FH	TB0CP1H	FH	TB1CP1H	(₹H∕	TB2CP1H	_	(FH)	TB3CP1H
					J) '	$\nearrow$	_	///
								70//

address	register name		address	register name
11C0H	TB4RUN		11D0H	TB5RUN
1H			1H	$\mathcal{A}(\mathcal{N})$
2H	TB4MOD		2H	TB5MQD
3H	TB4FFCR		3H	TB5FFCR
4H			4H	
5H			5H	
6H			6H/	^
7H			( ⁄7H	
8H	TB4RG0L		/8H	オB5RG0L
9H	TB4RG0H	/	9H	TB5RG0H
AH	TB4RG1L	(	// AH	TB5RG1L
BH	TB4RG1H	\	( ★BH	TB5RG1H
CH	TB4ÇP0L ) /		CH	TB5CP0L (
DH	TB4CR0H/	/	DH	ТВЭСРОН 🖊
EH	TB4CP1L		EH	TB5CP1L
FH	TB4CP1H		FH <sup>⟨</sup>	TB5CP1H
^	$\wedge$	>		


[9] Pattern Generator

address	register name
1460H	PG0REG
1H	PG1REG
2H	PG01CR
3H	
4H	PG01CR2
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	



[]	- p	_
address	register name	
0C00H	HSC0MD	
1H	HSC0MD	
2H	HSC0CT	
3H	HSC0CT	
4H	HSC0ST	
5H	HSC0ST	
6H	HSC0CR	
7H	HSC0CR	
8H	HSC0IS	
9H	HSC0IS	
AH	HSC0WE	ľ
BH	HSC0WE	
CH	HSØØE ) /	L
DH	HSCOIE //	
EH	HSC0IR <	
FH	HSC0IR	
<b>\</b>	$\checkmark$	ľ

nels	
address	register name
0C10H 1H 2H 3H 4H 5H 7H 8H CH DH EH FH	HSCOTD HSCOTD HSCORD HSCOTS HSCOTS HSCORS HSCORS



register name
HSC1TD
HSC1TD
HSC1RD
HSC1RD
HSC1TS
HSC1TS
HSC1RS
HSC1RS

### [11] UART/Serial channels

# [12] I<sup>2</sup>CBUS/Serial channels

	1/Ochai Ghaille	10		
address	register name		address	register name
1200H	SC0BUF		1210H	SC2BUF
1H	SC0CR		1H	SC2CR
2H	SC0MOD0		2H	SC2MOD0
3H	BR0CR		3H	BR2CR
4H	BR0ADD		4H	BR2ADD
5H	SC0MOD1		5H	SC2MOD1
6H			6H	
7H	SIR0CR		7H	
8H	SC1BUF		8H	SC3BUF
9H	SC1CR		9H	SC3CR
AH	SC1MOD0		AH	SC3MOD0
BH	BR1CR		BH	BR3CR
CH	BR1ADD		CH	BR3ADD
DH	SC1MOD1		DH	SC3MOD1
EH			EH	
FH			FH	

	address	register name
	1240H	SBI0CR1
<	1H	SBI0DBR
	2H	I2C0AR
	( <u>3</u> H)	SBIOCR2/SBIOSR
	\\_4H)	SBI0BR0
	5H∕	SBI0BR1
(7)	∕ (\ 6H	
/ / /	<i>))7</i> H	
$\sum$	-∕ 8H	SBI1CR1
	9H	SBI1DBR
$\backslash \backslash \backslash \backslash \backslash \backslash $	AH	I2C1AR
	BH	SBI1CR2/SBI1SR
	CH	SBI1BR0
~	DH∕	SBI1BR1
>	ĘΗ	
^	(FA)	
$\Diamond$	, ()	//^)
		10/
		(-)

# [13] AD converter

# [14] DA converter

address	register name		address	register name
12A0H	ADREG0L		12B0H	ADREG8L
1H	ADREG0H		1H	ADRÈG8H
2H	ADREG1L		2H	ADREG9L
3H	ADREG1H		3H	ADREG9H
4H	ADREG2L		4H.	ADREGAL
5H	ADREG2H		/ <i>5</i> H	ADREGAH
6H	ADREG3L		/ <b>∕</b> €H	ADREGBL
7H	ADREG3H		ZH.	ADREGBH
8H	ADREG4L		//>/8H	ADMOD0
9H	ADREG4H		√/ ja}H	ADMOD1
AH	ADRÉG5L	ì	AH	ADMOD2 ( (
BH	ADRÉG5H/		→ BH	
CH	ADREG6L/	/	CH	
DH	ADREG6H		DH/	
EH	ADREG7L	$\supset$	EH Ì	
FH	ADREG7H		FH	
	`			
4			$\cap$	
	12A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH EH	12A0H ADREGOL 1H ADREGOH 2H ADREG1L 3H ADREG1H 4H ADREG2L 5H ADREG2H 6H ADREG3L 7H ADREG3H 8H ADREG4L 9H ADREG4L 9H ADREG5L BH ADREG5H CH ADREG6H CH ADREG6H EH ADREG7L	12A0H ADREGOL 1H ADREGOH 2H ADREG1L 3H ADREG1H 4H ADREG2L 5H ADREG2H 6H ADREG3L 7H ADREG3H 8H ADREG4L 9H ADREG4L 9H ADREG5L BH ADREG5L BH ADREG5H CH ADREG6H CH ADREG6H EH ADREG7L	12A0H ADREGOL 12B0H 1H ADREGOH 1H 2H ADREG1L 2H 3H ADREG1H 3H 4H ADREG2L 4H 5H ADREG2H 6H ADREG3L 7H ADREG3H 8H ADREG3H 8H ADREG4L 9H ADREG4H AH ADREG5L BH ADREG5L BH ADREG5H CH ADREG6H DH ADREG7L EH

address	register name
12E0H	DAC0REG
1H	DAC0CNT1
2H	
3H	DAC0CNT0
4H	DAC1REG
5H	DAC1CNT1
6H	
7H	DAC1CNT0
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	

address   register name   1300H   WDMOD   1H   WDCR   1H   2H   3H   3H   4H   5H   5H   6H   77H   8H   9H   AH   8H   9H   AH   BH   CH   DH   EH   FH   FH   FH   FH   FH   FH   F	[15] Watch Dog Timer	[16] Key-on wake up	
DH DH EH KIEN	address register name  1300H WDMOD  1H WDCR  2H  3H  4H  5H  6H  7H  8H  9H  AH  BH  CH	address register name  0090H  1H  2H  3H  4H  5H  6H  7H  8H  9H  AH  BH  CH	
	EH	EH KIEN	

# (1) I/O port (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17	P16	P15	P14	P13	P12	P11	P10
P1	Port 1	0004H				R/				
				Data f	rom external	port (Output	t latch registe	er is cleared	d to "0")	
			P67	P66	P65	P64	P63	P62	P61	P60
P6	Port 6	0018H				R/		( (		
				Data f	rom external	port (Output	t latch registe	er is cleare	d to *0)*)	
			P77	P76	P75	P74	P73	P72,	—∕P71	
_						R/		$(///\Delta$		
P7	Port 7	001CH				nal port (Outp	out latch regi			
					ull-up registe				register	
					0:OFF 1:ON				F 1:ON	
			P87	P86	P85	P84	P83	P82	P81	P80
P8	Port 8	0020H	Data from		1	R/	W	//	1 1	
10	TOILO	002011		n external tput latch	1	1		0		1
				set to "1")		$\sim$				
	†		Toglotor to	P96	P95	P94	P93	P92	P91	P90
P9	Port 9	0024H		1 30	1 00		RAW	1 02	11/10/1	>
				1	1	(1//	1	_ 1 (		1
					PA5	PA4	PA3	PA2	PA1	PA0
PA	Port A	0028H			/		R/	w	( ( / / /	
					Data	from extern			gister is set to	"1")
					PC5	PC4	PC3	/PC2/	PC1	PC0
PC	Port C	0030H			~(		R/	W	) )	
					Date	a from extern	nal port (Outp	out latch re	gister is set to	"1")
					PD5	PD4	PD3	PD2	PD1	PD0
PD	Port D	0034H			4 (	>		w \ \ \		
				(/			nal port (Qut		gister is set to	
				PF6	PF5	PF4	PF3	PF2	PF1	PF0
PF	Port F	003CH					R/W\			
						external por			•	
Б.	D. d. I	004011	PJ7	PJ6	PJ5	PJ4	PJ3/	PJ2	PJ1	PJ0
PJ	Port J	004CH		_ \	/ 		W / rani	-t-= ! t	- "4"\	
	<del> </del>	-	DICT			nal port (Outp				DICO
PK	Port K	0050H	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PN	POILK	005011		$\longrightarrow$		Data from e				
	+	_	/Pb7/	PL6	PL5/	PL4	PL3	PL2	PL1	PL0
PL	Port L	0054H	(PDI/	PL6	PL5	R/		PL2	PLI	PLU
'	0112	003411	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	Dot	a from extern	nal port (Outp		etar is eat t	o "1")	
	+		PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0
PM	Port M	10058H	FIVIT	FIVIO	E IVISO		R 1013	r IVIZ	FIVIT	FIVIU
	1 2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	$\rightarrow$			Input o				
	†			7	1		PN3	PN2	PN1	PN0
PN	Port N	005CH	$\overline{}$				10		R	1 110
			V						ut disable	
	$\sim$	•								

I/O port (2/6)

Port 1	P10C
P1CR	
Port 1	
Port 1	0
Port 1   function register   Port 6   Control register   Port 6   Port 6   Port 6   Port 7   Port 8   Port 9   Port 9   Port 10	P1F
P1FC	W
Port 6   Control register   Port 6   Control register   Port 6   Port 7   Port 8   Port 9	0
P6CR	0:Port
P6CR	1:Data bus (D8 to D15)
P6CR	P60C
Port 6   Function register   Port 7   Control register   Port 7   Function register   Port 8   Port 9   Port	
Port 6 function register	0
Port 6   function register   (Prohibit RMW)   1	Door
Port 7   Port 7   Port 7   Fraction register   Port 8	P60F
Port 8   P	1
P7CR	
Port 7   Control register   Port 7   Port 7   Port 7   Port 7   Fort 1   Port 8	<b>—</b>
P7FC Port 7 function register P7F P7F P76F P75F P74F P73F P72F P71F P71F P71F P71F P71F P72F P71F P71F P72F P71F P71F P72F P71F P71F P72F P72F P71F P72F P72F P72F P72F P72F P72F P72F P72	
Port 7 function register Port 8 Port 9 Port 8 Port 9 Port	
Port 7 function register	
P7FC         Fort 7 function register         (Prohibit RMW)         0	
Peck   Port 8   Control register   Port 8   Po	
Port 8 control register Port 8 Port 8 Port 8 Control register Port 8 Port 8 Port 8 Port 8 Control register Port 8 Port 9 Port 8 Port 9 Port 8 Port 9 Port 9 Port 8 Port 9 Port 9 Port 9 Port 9 Port 9 Port 8 Port 9	
P8CR	
P8CR   Port 8   Control register   (Prohibit RMW)   0   0   0   0   0   0   0   0   0	/
P8CR control register (Prohibit RMW) 0 0 0 0:Input 1:Ouput P87F P86F R85F P84F P83F P82F P81F	
0:Input 1:Ouput P87F P86F R85F P84F P83F P82F P81F Port 8	
Port 8 0022H P87F P86F P85F P84F P83F P82F P81F	
Port 8 0022H W	Door
Port 8	P80F
	0
register RMW) 0:Port 0:	0:Port
1: BUSAK 1: BUSRQ 1: <p85f2> 1:CS4 1:<p83f2> 1:CS2 1:CS1</p83f2></p85f2>	1: <del>CS</del> 0
P85F2 P83F2	
Port 8 0023H W W	
P8FC2 function (Prohibit 0 0	
register 2 RMW) 0: CS5 0: CS3	
1: WDOUT 1: SDCS	
P96D P95D P93D P92D P91D	P90D
POR drive (Prohibit	
register RMW) 1 1 1 1 1 1	1
0:The inside of HALT is figh impedance 1:The inside of HALT is also	
Port'9 0027H P96F P95F P94F P93F P92F P91F	P90F
P9FC   Port 9   W   W   Prohibit   0 0 0 0 0 0 0	0
register RMW) 0:Port 0:Port 0:Port 0:Port 0:Port	
I POR I POR I POR I POR I POR I DECIDI	0:Port

# I/O Port (3/6)

						PA4F2			_	PA1F2	
	Port A	0029H				W				W	
PAFC2	function	(Prohibit				0				0	
	register 2	RMW)				<refer td="" to<=""><td></td><td></td><td></td><td>Refer to</td><td></td></refer>				Refer to	
		000411			DAFO	PAFC>	DAGO	D/	_	AFC>	DAGC
	Port A	002AH			PA5C	PA4C	PA3C	WPA	4C 1	PA1C	PA0C
PACR	control	(Prohibit			0	0	0	VV \		0	0
	register	RMW)						r to PAF		/ 0	. 0
					PA5F	PA4F	/RA3F	((/p/A		PA1F	PA0F
							W	///	<del>))                                   </del>		1 1 1 1 1
					0	0	0>	7		0	0
								7,,,		T	
			1		<paxf2,pa< td=""><td>xF,PAxC&gt; PA</td><td>5 PA4</td><td>PA3</td><td>PA2</td><td>PA1</td><td>PA0</td></paxf2,pa<>	xF,PAxC> PA	5 PA4	PA3	PA2	PA1	PA0
			1		00	0 Input po	rt Input port	Input port	Input port	Input-port	Input port
					00	- ' \	1	_	Output port	Output port	Qutput port
			!		01		Reserved	RXD1	SCLK0/	Reserved	RXD0
	Port A	002BH	1			CTS1		input	CTS0 input		input
PAFC	function	(Prohibit	1		01		TXD1	Reserved	SCL/K0	TXD0	Reserved
	register	RMW)	1			output	output	$\Diamond$	output	output	\
			1			$\sim$	(Open Drain	n ~ /	7	(Open Drain	y I
							Disable)		///	Disable	
					10		Reserved	-\/~		Reserved	4\
			1		(10	<del></del>	Reserved	$\exists \ (\bigcirc$		Reserved	4 \
					11	<del></del>	Reserved TXD1	1	1 /V	Reserved TXD0	1 \
						>   '	output	\\\		output	$  \cdot  $
						~	(Open Drain	.//<	\	(Open Drain	.  \
						7	Enable)	(C)	\ \	Enable)	
		0031H		4	1	PC4F2	PC3F2	=		PC1F2	PC0F2
PCFC2	Port C function	(Deskibit					w \\	\			W
10102	register 2	(Prohibit RMW)				0/	0)			0	0
		·			\ \	<refer< td=""><td>to PCFC&gt; /</td><td></td><td></td><td></td><td>to PCFC&gt;</td></refer<>	to PCFC> /				to PCFC>
	Port C	0032H		T	PC5C	PC4C	PC3C	PC	2C	PC1C	PC0C
PCCR	control	(Prohibit		$\supset$	1		· ·	W			
	register				0	/0	0	(		0	0
		RMW)				/ /			_		
		KIVIVV)				14000		r to PCFC		5045	
		KIVIVV)		3/_	PC5F	PC4F	<refe PC3F</refe 	PC		PC1F	PC0F
		Rivivv)					PC3F	PC W	2F		
		Rivivi			PC5F	PC4F		PC	2F	PC1F 0	PC0F
		Rivivi				0	PC3F 0	PC W	2F		
	2	RWW			O PCxF2,PC	0 x£PCxC> PC5	0 PC4	PC3	2F   PC2	0 PC1	O PC0
	<	Rivivi			0 <pcxf2,pc< td=""><td>0 x£,PCxC&gt; PC5 0 Input por</td><td>PC3F  0  PC4 t Input port</td><td>PC3</td><td>PC2</td><td>0 PC1 Input port</td><td>PC0</td></pcxf2,pc<>	0 x£,PCxC> PC5 0 Input por	PC3F  0  PC4 t Input port	PC3	PC2	0 PC1 Input port	PC0
	<	RWW)			0 <pcxf2,pc: 000</pcxf2,pc: 	0  xEPCxC> PC5  input por  Output p	PC3F  0  PC4 t Input port ont Output port	PC3 Input port Output port	PC2 Input port Output port	O PC1 Input port Output port	PC0 Input port Output port
	4				0 <pcxf2,pc< td=""><td>0  xEPCXC&gt; PC5  Input por  Output p</td><td>PC3F  0  PC4 t Input port ont Output port</td><td>PC3</td><td>PC2</td><td>0 PC1 Input port</td><td>PC0</td></pcxf2,pc<>	0  xEPCXC> PC5  Input por  Output p	PC3F  0  PC4 t Input port ont Output port	PC3	PC2	0 PC1 Input port	PC0
	Port C	0033H			0 <pcxf2,pc: 000</pcxf2,pc: 	0  xEPCxC> PC5  input por  Output p	PC3F  0  PC4 t Input port ont Output port	PC3 Input port Output port SO1 output	PC2 Input port Output port	O PC1 Input port Output port SI0 input	PC0 Input port Output port SO0 output
PCFC	function	0033H (Prohibit			0 <pcxf2,pc: 000</pcxf2,pc: 	0  xt,PCxC> PC5  Input por  Output p  SCK1 ing	PC3F  0  PC4 t Input port ont Output port	PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O	PC2 Input port Output port	O PC1 Input port Output port SI0 input	PC0 Input port Output port SO0 output (Open Drain Disable) SDA0 I/O
PCFC		0033H			0 «PCxP2.PC) 000 001	0  xt,PCxC> PC5  Input por  Output p  SCK1 ing	PC3F  0  PC4 t Input port out Output port out S11 input scL1 I/O (Open Drain	PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Open Drain	PC2 Input port Output port SCK0 input	PC1 Input port Output port SI0 input SCL0 I/O (Open Drain	PCO Input port Output port SOO output (Open Drain Disable) SDA0 I/O (Open Drain
PCFC	function	0033H (Prohibit			0 	MEPCXC PCE  Input por  Output po  SCK1 ing	PC3F  0  PC4 t Input port out Output port out S11 input SCL1 I/O (Open Drain Disable)	PC3 Input port Output port SO1 output port (Open Drain Disable) SDA1 I/O (Open Drain Disable)	PC2 Input port Output port SCK0 input	O PC1 Input port Output port SI0 input SCL0 I/O (Open Drain Disable)	PCO Input port Output port SOO output (Open Drain Disable) SDAO I/O (Open Drain Disable)
PCFC	function	0033H (Prohibit			0 4PCxP2,PCx 000 001 011	xEPCxC PCE  Input por  Output pr  SCK1 input  SCK1 ou	PC3F  0  PC4 t Input port out Output port out SI1 input sct_l I/O (Open Drain Disable) Reserved	PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved	PC2 Input port Output port SCK0 input	PC1 Input port Output port SI0 input SCL0 I/O (Open Drain Disable) Reserved	PCO Input port Output port SO0 output (Open Drain Disable) Reserved
PCFC	function	0033H (Prohibit			0 -PCxF2,PC 000 001 011 100 100	MEPCXC PCE Input por Output p O SCK1 inp	PC3F  0 PC4 t Input port out Output port out S11 input stput SCL1 I/O (Open Drain Disable) Reserved Reserved	PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved	PC2 Input port Output port SCK0 input	O PC1 Input port Output port SI0 input SCL0 I/O ((Open Drain Disable) Reserved Reserved	PC0 Input port Output port SO0 output (Open Drain Disable) SDA0 I/O (Open Drain Disable) Reserved Reserved
PCFC	function	0033H (Prohibit			0 4PCxP2,PCx 000 001 011	MEPCXC PCE Input por Output p O SCK1 inp	PC3F  0  PC4 t Input port out Output port out SI1 input sct_l I/O (Open Drain Disable) Reserved	PC3 Input port Output port SO1 output (Open Drain Disable) Reserved Reserved SO1 output	PC2 Input port Output port SCK0 input	PC1 Input port Output port SI0 input SCL0 I/O (Open Drain Disable) Reserved	PC0 Input port Output port SO0 output (Open Drain Disable) SDA0 I/O (Open Drain Disable) Reserved Reserved SO0 output
PCFC	function	0033H (Prohibit			0 -PCxF2,PC 000 001 011 100 100	MEPCXC PCE Input por Output p O SCK1 inp	PC3F  0 PC4 t Input port out Output port out S11 input stput SCL1 I/O (Open Drain Disable) Reserved Reserved	PC3 Input port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved	PC2 Input port Output port SCK0 input	O PC1 Input port Output port SI0 input SCL0 I/O ((Open Drain Disable) Reserved Reserved	PC0 Input port Output port SO0 output (Open Drain Disable) SDA0 I/O (Open Drain Disable) Reserved Reserved
PCFC	function	0033H (Prohibit			0 -PCxF2,PC 000 001 011 100 100	xEPCxC PC5  Input por Output p O SCK1 ing	PC3F  0 PC4 t Input port out Output port out S11 input stput SCL1 I/O (Open Drain Disable) Reserved Reserved	PC3 Input port Output port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved SO1 output (Open Drain	PC2 Input port Output port SCK0 input	O PC1 Input port Output port SI0 input SCL0 I/O ((Open Drain Disable) Reserved Reserved	PCO Input port Output port SOO output (Open Drain Disable) SDAO I/O (Open Drain Disable) Reserved Reserved SOO output (Open Drain
PCFC	function	0033H (Prohibit			0 -PCxF2,PCx -000 001 011 100 110	xEPCxC PC5  Input por Output p O SCK1 ing	PC3F  0  PC4 t Input port out SI1 input SUL1 I/O (Open Drain Disable) Reserved Reserved Reserved	PC3 Input port Output port Output port SO1 output (Open Drain Disable) SDA1 I/O (Open Drain Disable) Reserved Reserved SO1 output (Open Drain Enable) SDA1 I/O	PC2 Input port Output port SCK0 input	PC1 Input port Output port SI0 input SCL0 I/O (Open Drain Disable) Reserved Reserved Reserved	PCO Input port Output port Output port SOO output (Open Drain Disable) Reserved Reserved Reserved (Open Drain Disable) Reserved Reserved SOO output (Open Drain Enable) SDAO I/O

# I/O Port (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		0035H				PD4F2				
PDFC2	Port D function					W				
F DI 02	register 2	(Prohibit RMW)				0 <refer td="" to<=""><td></td><td></td><td></td><td></td></refer>				
						PDFC >				
	Port D	0036H			PD5C	PD4C	PD3C	P/D2C	PD1C	PD0C
PDCR	control	(Prohibit						N ((	) \	
	register	RMW)			0	0	0 Defeat	PDFC >	<u>)) 0</u>	0
					PD5F	PD4F	PD3F	/PD2F	PD1F	PD0F
					FDJI	F D41		W / ) )	FDII	FD01
					0	0	0/	0	0	0
					<pdxf2,pd< td=""><td>xF,PDxC&gt; PD5</td><td>PD4</td><td>PD3 PD:</td><td>2 PD1</td><td>PD0</td></pdxf2,pd<>	xF,PDxC> PD5	PD4	PD3 PD:	2 PD1	PD0
					00			nput port Input po		Input port
					00	- 17		Output port Output p		Output port
		0037H			010	0 SCLK2/ CTS2		RXD2 Reserve	Reserved	HSSI0 input
PDFC	Port D function	(Prohibit				input		(	> \ \	
. 2.10	register	RMW)			01		\	Reserved HSCLK	7	Reserved
						(output	Open Drain	output	butput	
							Disable)	1	79///	
					(10	0	Reserved			
					10	_	Reserved	$X \sim X$	$\langle \rangle   \setminus$	
					111		Reserved		.   \	
						' '   \	TXD2 output			
						>	(Open Drain)	$/\wedge V$	\	
				PF6F2		PF4F2		PF2F2		PF0F2
	Port F	003DH		W/\(\)		W		W		W
PFFC2	function	(Prohibit		0		/0/		0		0
	register 2	RMW)		<refer to<br="">PFFC&gt;</refer>		<refer to<br="">PFFC &gt;</refer>	) )	<refer to<br="">PFFC &gt;</refer>		<refer to<br="">PFFC&gt;</refer>
		003EH		RF6C	PF5C	PF4C	RF3C	PF2C	PF1C	PF0C
PFCR	Port F		_	(0)	1100	1110	W	, 1120	, 1110	1100
PFCK	control register	(Prohibit RMW)		7 ,0	0	<u></u> 0	0	0	0	0
	Ü	,			,		Refer to PFFC			
			1	_PF6F	PF5F 〈	PF4F	PF3F	PF2F	PF1F	PF0F
			$\langle \gamma \rangle_{\wedge}$	0	0<		W 0	0	0	0
			$\left( \left\langle \left\langle \right\rangle \right\rangle \right)$		0	70	U	0	0	
				<pfxf2,f< td=""><td>PFxF,PFxC&gt; PF6</td><td>PF5</td><td>PF4 F</td><td>PF3 PF2</td><td>PF1</td><td>PF0</td></pfxf2,f<>	PFxF,PFxC> PF6	PF5	PF4 F	PF3 PF2	PF1	PF0
	/	003FH_			000 Input pe	Input port	Input port Input	port Input port	Input port Inp	out port
PFFC	Port F				01 Output			ut port Output port		itput port
PFFC	function register	(Prohibit RMW)			)10 TA6IN i	nput Reserved	Reserved RXD2	2 input Reserved	Reserved HS	SSI0 input
			>	1	011 Reserv	ed TA5OUT	Reserved TA3C	OUT Reserved	TA1OUT Re	served
	^ ^	Ì	<b>V</b>			output	outpu		output	
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			_	100 Reserve	<del></del>	Reserved Reserved	Reserved Reserved	$\dashv$ \	eserved
	(/\ <u>\</u>	$\mathcal{N}$			110 INT3 in	_ \ \	INT2 input	INT1 input	- \	T0 input
			_	/	111 Reserve		Reserved	Reserved	_ \ _	served
^				1						
		$\wedge$		))						
		((	$\wedge \setminus$	))						
		>								
		</td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								

# I/O Port (5/6)

		004DH	PJ7F	PJ6F	P	J5F	PJ4F						
PJFC2	Port J function	(Prohibit			W								
1 01 02	register 2	RMW)	0	0		0	0						
				<refe< td=""><td>r to PJFC</td><td>&gt;</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></refe<>	r to PJFC	>							
		004EH	PJ7C	PJ6C	Ps	J5C	PJ4C	PJ3	C S	PJ2C	PJ10	;	PJ0C
PJCR	Port J control	(Prohibit						W		_/_			
	register	RMW)	0	0		0	0	0		(0)	0		0
								to PJFC >		11	) //		
			PJ7F	PJ6F	l P	J5F	PJ4F	PJ3	F	PJ2F	// PJ1F	•	PJ0F
								W	$-(\bigcirc$	, )			•
			0	0		0	0	100	-	<u> </u>	0		0
			-0	JxF2,PJxF,PJxC>	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
				JAI 2,FJAI ,FJAO>	F 37	F30	F35	F34	100		FJI	F30	
		004FH		000	Input port	Input port	Input port		Input port	Input port	Input port	Input port	
DIFO	Port J		_	001	Output port	Output port	Output port		Output port	Output port	Output port	Output port	_
PJFC	function register	(Prohibit RMW)		010	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
		TXIVIV)		011	TB3OUT1	TB3OUT0	TB2OUT1	/	TB1OUT1	TB1OUT0	TB00UT1	1B0On10	
			-		output	output	output	\ <u>`</u>	butput	output	output \	output	
			-	100	Reserved	Reserved	Reserved	Reserved					
			-	110	Reserved Reserved	Reserved Reserved	Reserved Reserved	Reserved Reserved				$\nearrow$	
				111	TB5OUT1	TB5OUT0	TB4OUT1	7B4OUT0	1	1	$\bigcup \mathcal{M}$		
					output	output	output	øutput	X	1	10/X	)) \	
											90	/ .	3
	Port K	0051H	PK7F2	PK6F2	PK	5F2\ (	PK4F2	PK3I	F2 /	PK2F2	PK1F	2   F	PK0F2
PKFC2	function	(Prohibit				$\bigcap$	<u> </u>	W					
	register 2	RMW)	0	0		9	<u>0</u>	0		(0)	0		0
								to PKFC>		$\sim$ /			
			PK7F	PK6F	( Pt	(5F	PK4F	PK3	F7//	PK2F	PK1F		PK0F
								W	$\vee/$ )	)			
			0	0 (		0	0	0	$\subseteq$	/ 0	0		0
	Port K	0053H		KxF2,PKxF>	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0	1
PKFC	function	(Prohibit	Kr.	KXF2,FKXF>	Pr	PNb	PINO	PK4	PK3	PKZ	PKI	PKU	
	register	RMW)		/00	Input port	Input port	Input port	· /	Input port	Input port	Input port	Input port	1
			_		TB3IN1 input					<del></del>	TB0IN1 input	TB0IN0 inpo	ut
				10	Reserved	Reserved	Reserved	Reserved /	Reserved	Reserved	Reserved	Reserved	
			/_	~/ 11 <sub>/</sub>	INTB input	INTA input	ÑT9 input	INT8 input	INT7 input	INT6 input	INT5 input	INT4 input	
	E.	t.		1)			//						

I/O ポート(6/6)

Symbol	Name	Address	7	6		5	4	3		2	1		0
	Port L	0055H		PL6F2	PL	5F2	PL4F2	PL3I	-2	PL2F2	PL1F	2	PL0F2
PLFC2	function	(Prohibit						W	1 .		1 0		
	register 2	`RMW)		0		)	0	Refer to	DI FO:	0	0		0
		005011	DI 70	DLCC	DI	50	DI 40	_		DLOD	DIAC		DI OO
	Port L	0056H	PL7C	PL6C	į PL	5C	PL4C	PL3 W	C	PL2C	PL1C		PL0C
PLCR	function	(Prohibit RMW)	0	0	1 1	)	0	VV 0		10	1) 1 0		0
	register	RIVIVV)	- 0	1 0	i'	J [		to PLFC >		-6			
			PL7F	PL6F	PL	.5F	PL4F	PL3	F /	PL2F	PL1F		PL0F
								W\		/ ) )			
			0	0	(	)	0			<u> 0/</u>	0		0
			<pl:< td=""><td>xF2,PLxF,PLxC&gt;</td><td>PL7</td><td>PL6</td><td>PL5</td><td>PL4</td><td>PL3</td><td>PL2</td><td>PL1</td><td>PL0</td><td></td></pl:<>	xF2,PLxF,PLxC>	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0	
				000	Input port	Input port	Input port		Input port	Input port	Input port	Input port	_
				000	Output port	Output port	Output port /		Output port	Output port	Output port	Qutput por	
				010	Reserved	Reserved	Reserved		Reserved	Reserved	Reserved	Reserved	_
	Port L	0057H		011	PG13 output	PG12 output	PG11 output	PG10 output	PG03 output	PG02 output	PG01 output	PG00 outo	ut
PLFC	function	(Prohibit		100	\	Reserved	Reserved	/ / .	Reserved	SCLK3/	Reserved	RXD3	-
	register	RMW)			\		(O/	$\wedge$		CTS3		input	
				101	\	HSCLK1	HSSOT	2).	Reserved	input SCLK3		Reserved	
				101	\	output	Output	Reserved	Reserved *	output	TXD3	Reserved	
					\	output (	odpur			output	(Open Drain		
					\					7	Disable)		
				110	\^	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	
				111		Reserved	Reserved		TA7OUT	Reserved	TXD3 output	Reserved	
								/	output		(Open Drain Enable)		
									$\bigcirc$				
	Port M	005BH	PM7F	PM6F	RN	15F~	PM4F	→ PM3	ŧĆ 💚	PM2F	PM1I	=	PM0F
PMFC	function	(Prohibit				<u> </u>	-/./	M	$\sim$				
	register	RMW)	11	1		0.1	<u> </u>	1 1	\	1	1		1
		00551	_	4	$\overline{}$	o:input p	ont key	input 1:A		•	DNIA	- 1	DNOT
	Port N	005FH		+	$\overline{\mathbf{H}}$			PN	7	PN2F	PN1F W	<u> </u>	PN0F
PNFC	function	(Prohibit		1//	/			1		1	v v 1		1
	register	RMW)	-	7 ~			$\wedge$		0.1.0		1:Analog		- '

## (2) Interrupt control (1/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				11	NT1			IN	T0	
			I1C	I1M2	I1M1	I1M0	IOC	< 10M2	IOM1	IOMO
INTE01	INT0 & INT1 Enable	00D0H	R		R/W		R		R/W	
	Lilabic		0	0	0	0	0	0	0	0
			1:INT1	Inte	errupt request	level	1:INT0	Inte	rupt request	level
				11	NT3			_ / JN	T/2	
			I3C	I3M2	I3M1	I3M0	I2C	)2M2	I2M1	I2M0
INTE23	INT2 & INT3 Enable	00D1H	R		R/W		R	// 5)	R/W	•
			0	0	0	0	0	$\bigcirc_{9}$	0	0
			1:INT3	Inte	errupt request	level	1;INT2	Inter	rupt request	level
				11	NT5			) IN	T4	
			I5C	I5M2	I5M1	I5M0	146	I4M2	I4M1	I4M0
INTE45	INT4 & INT5 Enable	00D2H	R		R/W		R		R/W	
			0	0	0	0 //	0	0	0	0
			1:INT5	Inte	errupt request	level	1:INT4	Inte	rupt request	level
					NT7			[N		
	INT6 & INT7		I7C	I7M2	I7M1	(17M0/ \	i6C	I6M2	16MM	I6M0
INTE67	Enable	00D3H	R		R/W	$(\vee /)$	) R (		) R/W	-
			0	0	0	0	0	~ ~ ~		0
			1:INT7		errupt request	Tevel	1:INT6		rupt request	level
					(TMRA1)	<u> </u>		INTTAQ		
	INTTA0 &		ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C (	ITA0M2	ITA0M1	ITA0M0
INTETA01	INTTA1 Enable	00D4H	R		RW		R		R/W	
	Lilable		0	0	0	0	0	~0/	0	0
			1:INTTA1		rrupt request	level	1:INTTAO	1 1	rupt request	level
					(TMRA3)		\\\	// INTTA2		
INTETA23	INTTA2 & INTTA3	00D5H	ITA3C R	ITA3M2	R/W	ITA3M0	TTA2C	/ITA2M2	ITA2M1 R/W	ITA2M0
INTETAZS	Enable	ООРЭП	0	0	0	1 6	R	0	0	0
			1:INTTA3		errupt request		1:INTTA2		rupt request	
			1.11411710		A5 (TMRA5)	ICVCI	1.111/1/1/2	INTTA4		10 V C1
			ITA5C	ITA5M2	ITA5M1	ITA5M0	ITA4C	ITA4M2	ITA4M1	ITA4M0
INITEOTA 45	INTTA4 &	000011	R	717,017,12	R/W	A	R	117(11112	R/W	117(11010
INTE8TA45	INT8/INTTA5 Enable	00D6H	0 (	0	0	1/0	0	0	0	0
			1:INT8/	Inte	errupt request	level	1:INTTA4	Inte	rupt request	level
			INTTA5		A7 (TMRAZ)	// >		INTTA6	•	
			VTA7C	ITA7M2	ITA7M1	JTA7M0	ITA6C	ITA6M2	ITA6M1	ITA6M0
	INTTA6 &	(000)	R	11/ \/ IVIZ	R/W	^	R	117101112	R/W	117,01010
INTE9TA67	INT9/INTTA7 Enable	00D7H	0	0/\		0	0	0	0	0
			1:INT9/ INTTA7		errupt request	7	1:INTTA6		rupt request	
	I		iin i i A/				i .			

# Interrupt control (2/5)

				INT	TX0			INT	RX0			
1	INTRX0 &		ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0		
INTES0	INTTX0 &	00D8H	R		R/W	•	R		R/W	•		
1	Enable		0	0	0	0	0	0	0	0		
			1:INTTX0	Inte	rrupt request l	evel	1:INTRX0	Inte	rrupt request	level		
			I	INT	TX1			INT	RX1			
	INTRX1 &		ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0		
INTES1	INTTX1	00D9H	R	•	R/W	•	R //	77^	R/W			
	Enable		0	0	0	0	< 0 (	// 0)	0	0		
			1:INTTX1	Inte	rrupt request l	evel	1:10TRX1	Inte	rrupt request	level		
				INT	TX2			INT	RX2			
	INTRX2 &	00DAH	ITX2C	ITX2M2	ITX2M1	ITX2M0	IRX2C	JRX2M2	IRX2M1	IRX2M0		
INTES2 INTTX2 Enable	INTTX2		R		R/W		R	)~	R/W	-		
	Enable		0	0	0	0	\ \ \( \gamma \)	0	0	0		
			1:INTTX2	Inte	rrupt request l	evel	1:INTRX2	Inte	rrupt request	level		
		00DBH		INT	TX3	_//		IŅŦ	RX3	√'		
1	INTRX3 &		ITX3C	ITX3M2	ITX3M1	/TX3M0	JRX3C	IRX3M2	IRX3M1	IRX3M0		
INTES3	INTTX3 Enable		R		R/W	(// <	R		R/W	-		
1			0	0	0	(0)	0	> 0	//ø	0		
1			1:INTTX3	Inte	rrupt request l	evel	1:INTRX3	Inte	rrupt request	level		
	INTSBE0	00DCH	,		- /		/	JMI C	SBE0			
1			-	-	Q(	-	ISBE0C (	ISBE0M2	ISBE0M1	ISBE0M0		
INTESB0	Enable				('(	$\searrow$	R		R/W			
							0	<u></u>	0	0		
				Always	write "0"	/	1:INTSBE0 Interrupt request level					
					<u>i</u> ( \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			)) INTS	SBE1			
	INTSBE1	BE1	-	- 7(	1/-	-	ISBE1C	/SBE1M2	ISBE1M1	ISBE1M0		
INTESB1	Enable	00DDH					R		R/W	-		
					· "o"			0	0	0		
					write "0"		1:INTSBE1		errupt request level			
					HSC0		\/\		TA			
INTEAHSC0	INTA & INTHSC0	00DEH	IHSC0C	IHSTX0M2	IHSTX0M1	IHSTX0M0	/AC	IAM2	IAM1	IAM0		
INTEATIOO	INTHSC0 Enable	OODLII	R 0	<del>~</del> <del>~</del> <del>~</del> <del>0</del>	R/W 0	0	R 0	0	R/W 0	0		
			1:INTHSC0	1 7	rrupt request l		1:INTA	0 0 0 0 0 0 Interrupt request level				
					<del></del>				тартточасы ТВ			
1	INTB & INTHSC1 Enable	00DFH	INTHSC1  IHSC1C IHSTX1M2 IHSTX1M1 JHSTX1M0				IBC	IBM2	IBM1	IBM0		
INTEBHSC1			(VR)		R/W		R		R/W			
			/ / 6			~ ~		_	_			
	Enable		0	0	(0)/^	0	0	0	0	0		

# Interrupt control (3/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
				INTTB0	1 (TMRB0)			INTTB00	(TMRB0)	-	
	INTTB00 &		ITB01C	ITB01M2	ITB01M1	ITB01M0	ITB00C	∠ITB00M2	ITB00M1	ITB00M0	
INTETB0	INTTB01	00E0H	R	-	R/W		R		R/W		
	Enable		0	0	0	0	0	0	0	0	
			1:INTTB01	Inte	errupt request le	evel	1:INTETB00 Interrupt request level				
				INTTB1	1 (TMRB1)		INTTB10 (TMRB1)				
	INTTB10 &		ITB11C	ITB11M2	ITB11M1	ITB11M0	ITB10C	TB10M2	TB10M1	ITB10M0	
INTETB1	ETB1 INTTB11	00E2H	R		R/W		R ((	$//\wedge$	R/W		
	Enable		0	0	0	0	0 \	/ (o)	0	0	
			1:INTTB11	Inte	errupt request le	evel	1:INTTB10	Inte	rrupt request	level	
				INTTB2	1 (TMRB2)			INTTB20	(TMRB2)		
		00E5H	ITB21C	ITB21M2	ITB21M1	ITB21M0	ITB20C	TB20M2	ITB20M1	ITB20M0	
INTETB2			R		R/W		R	/	R/W		
	Enable		0	0	0	0 (	0	0	0	0	
			1:INTTB21	Inte	errupt request le	evel	1:INTTB20	Inte	rrupt request	level	
						, 1	NTTB31/INT	FB30 (TMRB3	3)		
	INTTB30 &	00E6H					TTB3XC	ITB3XM2/	ITB3XM1	ITB3XM0	
INTETB3	INTTB31					((7/	R		\ R/W		
	Enable					$(\vee/)$	0 (	) 0	)) (0	0	
				ı	Always write "0		1:INTTB31/30	inte <sub>l</sub>	rrupt request	level	
							l l	NTTB41/INTT	ÌΒ40 (TMRB4	<b>l</b> )	
	INTTB40 &						ITB4XC	ITB4XM2	ITB4XM1	ITB4XM0	
INTETB4	INTTB41	00E7H					R (		~ R/W		
	Enable					$\searrow$	0	<u> </u>	0	0	
				,	Alwayş write "0	"	1:INTTB41/40	/Inte	rrupt request	level	
						/	(())	Ų∕T∖TB51/INT⊺	ΓΒ50 (TMRB5	5)	
	INTTB50 &			$\overline{}$	7		ITB5XC	)ITB5XM2	ITB5XM1	ITB5XM0	
INTETB5	INTTB51	00E8H		70			R		R/W		
	Enable			<./			Ø	0	0	0	
					Always write "0	" < <	1:INTTB51/50	Inte	rrupt request	level	
					\ \ \			INTT	BOX		
	INTTBOX			1			твохс	ITBOXM2	ITBOXM1	ITBOXM0	
INTETBOX	(Overflow)	00E9H			)		√R		R/W	•	
	Enable			7		$\wedge$	0	0	0	0	
			( (		Always write <u>"</u> 0	,,	1:INTTBOX	Inte	rrupt request	level	
	1	i		-	umayo wine	_ / /	1				

# Interrupt control (4/5)

				IN	ITP0			INT	ΓAD	
		00E4H	IP0C	IP0M2	IP0M1	IP0M0	IADC	IADM2	IADM1	IADM0
INTEPAD	INTP0 & INTAD Enable		R		R/W	•	R	$\wedge$	R/W	-
			0	0	0	0	0	0	0	0
			1:INTP0	Inte	errupt request l	evel	1:INTAD Interrupt request level			
				١	IMI			/f/иI ) )	WDT	
	NMI & INTWDT		INCNM	-	-	-	INCWD		/ )~ -	-
INTNMWDT	Enable	00EFH	R				R			
			0				0 ((	7/^		
			1:NMI				√T/DWT/M:			
				INTTC	1 (DMA1)		7//	INTTC0	(DMA0)	
	INTTC0 & INTTC1 Enable	00F0H	ITC1C	ITC1M2	ITC1M1	ITC1M0	TC06	ITC0M2	ITC0M1	ITC0M0
INTETC01			R		R/W		(R)	N	R/W	
			0	0	0	0 _	0	0	0	0
			1:INTTC1	Inte	errupt request l	evel (	1:HNTTC0	Inte	rrupt request	level
	INTTC2 & INTTC3 Enable	00F1H		INTTC	3 (DMA3)	$\mathcal{A}$		INTTC2	(DMA2)	
			ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	TITC2M0
INTETC23			R		R/W		√ R	14	RAW	
			0	0	0	( ( ) ( )	0	0((	1) 0	0
			1:INTTC3	Inte	errupt request l	evel Č	1:INTTC2 Interrupt request level			
				INTTC	5 (DMA5)		(NTTC4 (DMA4)/			
	INTTC4 &	005011	ITC5C	ITC5M2	ITC5M1	TC5M0	ITC4C	JŢC4M2	TC4M1	ITC4M0
INTETC45	INTTC5 Enable	00F2H	R		R/W		R /		✓ R/W	8
	Lilabic		0	0	<b>V</b> 0(	0	0 (	(A)	0	0
			1:INTTC5		errupt request l	eveľ	1:INTTC4		rrupt request	level
					7 (DMAZ)	>		NTTC6	(DMA6)	_
	INTTC6 &		ITC7C	ITC7M2	(ITC7M1)	ITC7M0	ITC6¢/	∫ITC6M2	ITC6M1	ITC6M0
INTETC67	INTTC7 Enable	00F3H	R	((	R/W		R	//	R/W	
	Enable		0	0<1	0	9	10	0	0	0
	ĺ		1:INTTC7	Inte	errupt request l	eve	1:INTTC6	Inte	rrupt request	level

# Interrupt control (5/5)

Symbol	Name	Address	7	6	5	4	3	2	1	0
·			-				IR3LE	IR2LE	IR1LE	IR0LE
		0055	W						W	
	SIO Interrupt	00F5	0				1	1	1	1
SIMC	Mode	(Prohibit					INTRX3 0: edge	INTRX2 0: edge	INTRX1 0: edge	INTRX0 0: edge
	control	RMW)	Always				mode	mode	mode	mode
			write "1"				1: level	1: level	1: level	1: level
							mode	mode	mode	mode
							$\sim$ 4	77A		NMIREE
								$\langle \mathcal{I} \rangle$		R/W
	Interrupt	00F6H					>/			0
IIMC0	Input mode	(Prohibit								NMI
	control 0	RMW)						Y		0:Falling
								Y		1:Falling
						.((				and Rising
			I7LE	I6LE	I5LE	I4LE	I3LE	I2LE .	MLE	IOLE
		00FAH	1766	IOLL	IJLL		W	I IZLL	NILL	V IOLL
IIMO4	Interrupt		0	0	0	(0)//	0	0		0
IIMC1	Input mode control 1	(Prohibit RMW)	INT7	INT6	INT5	INT4/	INT3	NNT2	INT1	INT0
		,	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge	0:Edge )	0:Edge
			1:Level	1:Level	1:Level	1:Level	1:Level	1:Level	1:Level/	1:Level
			17EDGE	I6EDGE	I5EDGÉ (	14EDGE	13EDGE	12EDGE	MEDGE	I0EDGE
		00FBH					W /		·	1 ^
	Interrupt		0 INT7	0 INT6	INT5	INT4	0 \	INT2	0 INT1	0 INT0
IIMC2	Input mode control 2	(Prohibit RMW)	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising
	CONTROL	KIVIVV)	/High	/High	/High	/High	/High	High	/High	/High
			1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling
			/Low	/Low (	/Low	/Low	/Low	//Low	/Low	/Low
						7/-	/BLE	IALE	I9LE	I8LE
	Interrupt	010EH						R	W	
IIMC3	Input mode	(Prohibit			v		Ø	0	0	0
	control 3	RMW)					INTB/	INTA	INT9	INT8
				5		_	0:Edge 1:Level	0:Edge 1:Level	0:Edge 1:Level	0:Edge 1:Level
				A		A	IBEDGE	IAEDGE	19EDGE	I8EDGE
				))			IDEDGE	•	W SEDGE	: IOLDOL
		010FH				1/4/	0	0	0	0
IIMC4	Interrupt Input mode	(Prohibit	$(\bigcap)$				INTB	INTA	INT9	INT8
	control 4	RMW)	$( \lor / ) )$			$\rightarrow$	0: Rising	0: Rising	0: Rising	0: Rising
					(O)		/High	/High	/High	/High
		/ ) [		$\wedge$		)	1: Falling /Low	1: Falling /Low	1: Falling /Low	1: Falling /Low
		00F8H				/ -	-	-	-	-
INTOLD	Interrupt					: V	<u></u>			
INTCLR	Clear Control	(Prohibit RMW)	, 0	4	0	0	0	0	0	0
		,	/	Clear the i	nterrupt reque	est flag by the		nicro DMA sta	rting vector	
			-	DP49SEL	DP48SEL	DP47SEL	DP39SEL	DP37SEL	DP26SEL	DP24SEL
	7/	N			V		R/W			
	Interruption	010CH		> 0	0	0	0	0	0	0
INTSEL	combination	(Prohibit	$\sim$	0:INTTB50 Interruption	0:INTTB40 Interruption	0:INTTB30 Interruption	0:INTB Interruption	0:INTA Interruption	0:INTTA7 Interruption	0:INTTA5 Interruption
$\wedge$	selection	RMW)		is effective	is effective	is effective	is invalid	is invalid	is effective	is effective
		_		1:INT/B51	1:INTB41	1:INTTB31	1:INTB	1:INTA	1:INT9	1:INT8
_		$\wedge$		Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective	Interruption is effective
	-			) is ellective	TBOF5ST	TBOF4ST	TBOF3ST	TBOF2ST	TBOF1ST	TBOF0ST
			$\leftarrow$		וטטוטטו	1001401		160F231 	1001101	1001001
		\ \ \			0	0	0	0	0	0
	$\Diamond$	010DH	$\rightarrow$		Read:	Read:	Read:	Read:	Read:	Read:
INTST	Interruption generating				):Interruption	):Interruption	):Interruption	):Interruption	):Interruption	):Interruption
111101	flag	(Prohibit RMW)			in-generating	in-generating	in-generating	in-generating	in-generating	in-generating
					:Interruption jenerating	:Interruption jenerating	:Interruption jenerating	:Interruption jenerating	:Interruption jenerating	:Interruption jenerating
					Write:	Write:	Write:	Write:	Write:	Write:
					0:"0" clear	0:"0" clear	0:"0" clear	0:"0" clear	0:"0" clear	0:"0" clear
		J			1:Don't care	1:Don't care	1:Don't care	1:Don't care	1:Don't care	1:Don't care

## (3) DMA controller

DMA0V Sta	MA0		/	/							
DMA0V Sta		0100H	$\sim$		DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0	
	Start						R	W			
1	ector				0	0	0	0	0	0	
							DMA0 St	art Vector			
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0	
	MA1 tart	0101H					Ŗ,	AW \			
	ector	010111			0	0	0 ((	7/0\	0	0	
					DMA1 Start Vector						
					DMA2V5	DMA2V4		DMA2V2	DMA2V1	DMA2V0	
	MA2 tart	0102H					R	W	_	_	
	ector				0	0	(0)	0	0	0	
								art Vector		_	
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0	
	MA3 tart	0103H						W	(1/	$\checkmark$	
	Vector				0	0	>0	0 /4		0	
						$((//\langle$	1	art Vector	)) <u> </u>		
		0104H			DMA4V5	DMA4V4	7	DMA4V2	DMA4V1	DMA4V0	
DMA4V St	MA4 tart				(			W \	90/		
Ve	ector				0(	0	0	0	0	0	
								art Vector	·	<u> </u>	
	MA5	0105H			DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0	
DMA5V Sta	tart					> -	-	w C	·		
Ve	ector				(0)	0	0( //	0	0	0	
				- (C	2			art Vector	·	1	
DA	MA6			-	DMA6V5	DMA6V4		DMA6V2	DMA6V1	DMA6V0	
DMA6V Sta	tart	0106H		$\overline{}$				W			
Ve	ector				∨ 0	0	0	0	0	0	
				$\mathcal{L}$				art Vector	·	·	
DA	MA7		$\rightarrow$	$\sim$	DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0	
DMA7V Sta	tart	0107H	-(C		0		0 R/	W 0			
Ve	ector			-))	0	0	-	art Vector	0	0	
			(DDOTT	DDOTO	DDOTE	boot		,	DD0T4	DDOTO	
			DBS77	DBST6	DBS/T5	DBST4	DBST3	DBST2	DBST1	DBST0	
DMAB DN	DMA Burst	0108H	(O)	0	(0)	) R/	0	0	0	0	
	1	/ ))	<u></u>	^		DMA request			. 0	1 0	
			DREQ7	DREQ6	DREQ5	DREQ4	DREQ3	DREQ2	DREQ1	DREQ0	
DMAD DN	ма	01.09H	J-12-01	311240	31,240	R/			- DIVE 001	<u> </u>	
	equest	(Prohibit	0	-0	0	0	0	0	0	0	
		RMW)	<del> </del>			1:DMA reque					

## (4) Memory controller (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
,				B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
					W				W	
	BLOCK 0	0140H		0	1	0		Q	1	0
B0CSL	MEMC			Write waits				Read waits		
Boool	control register Low	(Prohibit RMW)		001:0WAIT	010:1W			001:0WAIT		
	rogiotor zon	(NIVIV)		101:2WAIT	110:3\			101:2WAIT	/ _	
				111:4WAIT		AIT pin		111:4WAIT		AIT pin
			B0E	Others:Res	ervea -	B0REC	BQOM1	Øthers;Res	B0BUS1	B0BUS0
			W	-	-	BUREC	BOOMIN	W	B0B031	B0B030
	BLOCK 0	0141H	0			0	0	0	0	0
B0CSH	MEMCT	014111	CS select	Always	Always	0:Not insert a	00:ROM/SR	ΔΜ	Data Bus wi	dth
DOCOLL	control register High	(Prohibit RMW)	0:Disable	write "0"	write "0"	dummy cycle	01:Reserve		00:8bit	au i
	register riigir	KIVIVV)	1:Enable			1:Insert a dummy cycle	10:Reserved		01:16bit	
						~((	11:Reserved	t	10:Reserve	d
				D414/14/0	D4140444	DAMANO		DAMPO	1 Reserve	-/
				B1WW2	B1WW1 W	B1WW0		B1WR2	BÌWR1	B1WR0
	DI COLLA	04.441.1		0	1	(0/<	\ \ \	0(	1	0
B1CSL	BLOCK 1 MEMC	0144H		Write waits		$\overline{(}$	) <	Read waits	7//	
BICSL	control register Low	(Prohibit RMW)		001:0WAIT	010:1\			001:0WAIT		
	register Low	KIVIVV)		101:2WAIT	110:3//			101:2WAIT	110:3M	
				111:4WAIT	011: W	AIT pin	/	111:4WAIT		AIT pin
			B1E	Others:Res	erved	BIREC	B1OM1	Others:Res	B1BUS1	B1BUS0
			W	-		15/IREC	B I O I VI I		БІВОЗТ	БТБОЗО
	DI OOK 4	04.451.1	0	/		0	00	\ 0	0	0
B1CSH	BLOCK 1 MEMC	0145H	CS select	Always	Always	0: Not insert a	00:ROM/SR	ΔNA )	Data Bus wi	dth
БІСЗП	control register High	(Prohibit RMW)	0:Disable	write "0"	write "0"	dummy cycle  1: Insert a dummy	01:Reserved		00:8bit	ou i
	register riigir	KIVIVV)	1:Enable			cycle	10:Reserved		01:16bit	
							11:Reserved	d	10:Reserve	
				B2WW2	B2WW1	B2WWQ		B2WR2	11:Reserve	B2WR0
				DZWWZ	W	BZWW0		DZVVINZ	W	BZWK0
	BLOCK 2	0148H		0	1	0	$\checkmark$	0	1	0
B2CSL	MEMC			Write waits	•			Read waits		
BZOOL	control register Low	(Prohibit RMW)		001:0WAIT	010:1W			001:0WAIT	010:1W	
				101;2WAIT	110:30	C 11		101:2WAIT	110:3W	
			$(\bigcap)$	111:4WAIT	/ _	AIT pin		111:4WAIT Others:Res		AIT pin
			(VB2E)	Others:Reso	erveu	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
			V	•		DEINLO	DECIVIT	W	1 020001	D25000
	BLOCK 2	0149H		Ø		0	0	0	0/1	0/1
B2CSH	MEMC	\ / /	CS select	0:16MB	Always	0: Not insert a	00:ROM/SR	AM	Data Bus wi	dth
	control register High	(Prohibit RMW)	0:Disable	1:Sets	write "0"	dummy cycle 1: Insert a dummy	01:Reserved	t	00:8bit	
			1:Enable	area	->	cycle	10:Reserved		01:16bit	
			/				11:Reserved	ı	10:Reserve	
				B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
	7/	<i>&gt;</i>			W				W	
	BLOCK 3	014CH		0	1	0		0	1	0
B3CSL	MEMC control	(Prohibit	N	Write waits 001:0WAIT	010:1W	/AIT		Read waits 001:0WAIT	010:1W	/AIT
$\wedge$	register Low	(Pronibit RMW)		101:2WAIT	110:3W			101:0WAIT	110:3W	
		^		111:4WAIT		AIT pin		111:4WAIT	-	AIT pin
		(>		Others:Res		Pill		Others:Res		Piii
			/) B3È	<i>/</i> -	-	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
		>	W					W		
	BLOCK 3	014DH	/0			0	0	0	0	0
B3CSH	MEMC control	(Prohibit	CS select	Always	Always	0: Not insert a dummy cycle	00:ROM/SR		Data Bus wi	dth
	register High	RMW)	0:Disable 1:Enable	write "0"	write "0"	1: Insert a	01:Reserved		00:8bit 01:16bit	
			1.LIIADIE			dummy cycle	11:SDRAM	4	10:Reserve	d
	<u> </u>								11:Reserve	

 $Note 1: \quad \text{A value is set to B2CSH} < \text{B2BUS1:0} > \text{according to the state of AM[1:0] terminal at the time of reset release}.$ 

# Memory controller (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
				B4WW2	B4WW1	B4WW0		B4WR2	B4WR1	B4WR0	
					W				W		
	BLOCK 4	0150H		0	1	0		0	1	0	
B4CSL	B4CSL MEMC control register Low			Write waits 001:0WAIT 101:2WAIT 111:4WAIT Others:Rese	001:0WAIT 010:1WAIT 101:2WAIT 110:3WAIT 111:4WAIT 011: WAIT pin			Read waits   001:0WAIT			
			B4E	Others.rest	-	B4REC	B4OM1 /	B4OM0	B4BUS1	B4BUS0	
BLOCK 4 MEMC control register High	0151H (Prohibit	W 0 CS select	Always	Always	0 0: Not insert a dummy cycle	0 00:ROM/SR 01:Reserved	AM W	0 Data Bus w	0		
	RMW)	0:Disable 1:Enable	write "0"	write "0"	1: Insert a dummy cycle	10:Reserved		01:16bit 10:Reserve 11:Reserve	d		
Ī				B5WW2	B5WW1 W	B5WW0	1	B5WR2	B5WR1 W	B5WR0	
Ī				0	1	0		0 ^	$\sqrt{\frac{W}{1}}$	· 0	
B5CSL	5CSL BLOCK 4 MEMC Ontrol register Low (Prohibi RMW)	MEMC (Prohib			Write waits 001:0WAIT 101:2WAIT	010:1W 110:3W 011:	/AIT		Read waits 001:0WAIT 101:2WAIT 111:4WAIT	010:1W 110:3W	/AIT
				Others:Reserved				Others:Rese			
			B5E	-	(	B5REC	B5OM1	B5OM0	B5BUS1	B5BUS0	
			W		.(	20.120	BOOMIT	W	- DODGG1	DODOCO	
	BLOCK 4	0155H	0		4	> 0	0		0	0	
B5CSH	MEMC control register High	(Prohibit RMW)	CS select 0:Disable 1:Enable	Always write "0"	Always write "0"	0: Not insert a dummy cycle 1: Insert a dummy cycle	00:ROM/SR 01:Reserved 10:Reserved 11:Reserved		Data Bus w 00:8bit 01:16bit 10:Reserve	d	
				<u> </u>					11:Reserve		
				BEXWW2	BEXWW1	BÉXWW0	7	BEXWR2	BEXWR1	BEXWR0	
					<u> </u>		) )		W	_	
BEXCSL	BLOCK EX MEMC control register Low	0158H		0 Write waits 001:2WAIT 101:2WAIT 011:1+NWA Others:Res	110:: AIT	0 1WAIT 2WAIT		0 Read waits 001:2WAIT 101:2WAIT 011:1+NW Others:Res	010: 110: AIT served	0 1WAIT 2WAIT	
Ī						// ~	BEXOM1	BEXOM0	BEXBUS1	BEXBUS0	
Ī			(		_	7		V			
BEXCSH	BLOCK EX MEMC control register High	0159H		0 Always write "0"	Always/ write "0"	Always write "0"	0 00:ROM/SF 01:Reserve 10:Reserve 11:Reserve	d d d	Data Bus w 00:8bit 01:16bit 10:Reserve 11:Reserve	ed ed	
			-	\	<u> </u>	OPGE	OPWR1	OPWR0	PR1	PR0	
Ī	$\langle \vee \rangle$							R/W			
PMEMCR	Page ROM control register	0166Н			>	0 ROM page access 0:Disable 1:Enable	0 Wait number 00: 1state (n-01: 2state (n-10: 3state (n-11: Reserved)	1-1-1 mode) 2-2-2 mode) 3-3-3 mode)	1 Byte number 00: 64by 01: 32by 10: 16by	te te te	
		$\langle \rangle$					11. Neserveu		11: 8byte	9	

## Memory controller (3/3)

			M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8			
MAMR0	Memory mask	0142H				R/	W						
	register 0	0	1	1	1	1	1	1	1	1			
						pare enable	1:Compare						
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16			
MSAR0	start	0143H				R/			) N				
	address register 0		1	1	1	1	1		<u>{</u>	1			
	ŭ.			Set start address A23 to A16									
	Memory	0146H	M1V21	M1V20	M1V19	M1V18	M1V17 (	/M1V16	MV15-9	M1V8			
MAMR1	mask						W		,				
	register 1		1	1	1	1 1	150		1	1			
			111000	144000		pare enable	1:Compare			111010			
	Memory		M1S23	M1S22	M1S21	M1S20	M1\$19	M1S18	M1S17	M1S16			
MSAR1 start address register 1	start	0147H				R/	W.						
		1	1	1	1 0	1 (	1 200 - 4	1 1		1			
			1401/00	1401/04		et start addre			A)				
	Memory		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15			
MAMR2 m	mask register 2	014AH		1	1	. / / / ^	W >	1 (	1 1				
			1	1	0.00	1 (1/ (	1.00	1 (	1) 1	1			
			Macca	Mocoo		pare enable		· · · · · ·	1 14604	M0040			
	Memory start address	014BH	M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16			
MSAR2			1	1		R/	4	(71	1	1			
	register 2		1	l l		et start addre	1	16	<u>i/</u> I	ı			
			Mayraa	M3V21					M2V/4C	M2V/4E			
	Memory		M3V22	W3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15			
MAMR3	mask register 3	014EH	1	1 1		> R/	W	1 1	1 1	1			
			1		0:Com	pare enable	1.//	<u> </u>					
			M3S23	Magaa	M3S21	, ,			M3S17	M3S16			
	Memory start address register 3	014FH	1013323	M3\$22	W3321	M3\$20	M3S19 W	M3S18	IVISS I 7	IVISSIO			
MSAR3			1		1	1 1	1	1	1	1			
			'			et start addre	255 V 28 to V		<u> </u>	'			
			M4V22	M4V21)	M4V20	M4V19	M4V18	M4V17	M4V16	M4V15			
	Memory		1717 7 44	: (MAAT)	1117720		W 40 10	; IVI-7 V I /	: IVI T V I U	INITAIO			
MAMR4	mask register 4	0152H	1/	1 1	1	1 10	1	1	1	1			
	. Sgistor 4		(	1		pare enable	1:Compare						
	1		M4S23	M4S22	M4S21	M4\$20	M4S19	M4S18	M4S17	M4S16			
MOADA	Memory start	045011				R/							
MSAR4	address	0153H	((/// ^	1	1	7/1	1	1	1	1			
	register 4		V / //			et start addre		16					
	/		M5V22	M5V21	M5V20 <	\ M5V19	M5V18	M5V17	M5V16	M5V15			
MANDE	Memory	COLECTE			$-\left( \sqrt{\left\langle \cdot \right\rangle }\right)$	) R/			•				
MAMR5	mask register 5	0156H	Í	1	Y Y	1	1	1	1	1			
					0:Com	pare enable	1:Compare	disable					
	Memory		> M5S23	M5S22	M5S21	M5S20	M5S19	M5S18	M5S17	M5S16			
MSAR5	start	0157H			•	R/	W	•	_				
MOARS	address	013/11	1	1	1	1	1	1	1	1			
	register 5	N		^	S	et start addre	ess A23 to A	16					
		<b>\</b> / /		7									

# (5) Clock control / PLL (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- J								-		
	System							R/W		
SYSCR0	Clock Control 0	10E0H						0	0	0
	Control 0							Always		
								write "0"		<u> </u>
								GEAR2	GEAR1	GEAR0
					<u> </u>		<u> </u>		) \rangle R/W	0
				1				Şelect gear	0 r value of	<u> </u>
								high freque		
	System							000: fc		
SYSCR1	Clock Control 1	10E1H						001: fc		
	Control						(( \	010: fc		
								011: fc		
								100: fc	Reserved)	
						M		110: (F	Reserved)	_
							, i	111: (F	Reserved)	✓
			-		WUPTM1	WUPTMO	HALTM1	HALTMO		DRVE
			R/W				/W	$\sim$ ((		R/W
			0 Always		1 Warm-up tim	0	HALT mode	1	1///	0 Pin state
	System		write "0"		00: Reserv	ed /	00: Reserve		90/	control in
SYSCR2	Clock Control 2	10E2H			01: 2 <sup>8</sup> /input	t frequency at frequency at frequency	00. Reserve	node	>	STOP
	Control 2				10: 2 <sup>14</sup> /inpu	t frequency	10: IDLE1 r	node	ľ	mode 0: I/O off
					11:2 XINDU	at frequency	11: IDLE2 r	node		1: Remains
						>		>,		the state before
					1( \\	*				HALT
				FCSEI/	LWUPFG		7.4.3	<i></i>		
				R/W	R					
PLLCR0	PLL Control 0	10E8H		0 Select fc	0 Lock up timer					1
	Control 0			clock	status flag		<b>L</b> )/			
				O-VIOSCH	0: not end 1: end					
			DI LOM	1: PLL	71. enu	_				
			PLLON							
			R/W (	<del>                                     </del>						
PLLCR1	PLL Control 1	10E9H	Control							
			on/off 1:.ON			7/				
			11.0N 0: OFE	)						
			U ONE	^	$-(\Omega/4)$					
		< /_	7		$\langle \langle \langle \rangle \rangle \rangle$	))				
					_/					
			>		/					
	$\wedge \wedge$									
	>,<	_			$\langle \rangle$					
		$\smile)$		$\nearrow$						
			^	11						
$\wedge$	(( ))									
		_								
\		$\langle \rangle$	( (	11						

### Clock control / PLL (2/2)

С	ock control	/ PLL (2/2	2)							
Symbol	Name	Address	7	6	5	4	3	2	1	0
			PROTECT					EXTIN	DRVOSCH	
			R					R/W	R/W	
EMCCR0	EMC control	10E3H	0					0	1	
LIVICCINO	register 0	IULSII	Protect flag					1: External	fc oscillator	
			0: OFF 1: ON					fc clock	driver abillity 1: NORMAL	
			1: ON						0: WEAK	
EMCCR1	EMC control register 1	10E4H					write to follow			
EMCCR2	EMC control register 2	10E5H					ICCR2 = 5AH			>

## (6) SDRAM Controller

Symbol	Name	address	7	6	5	4	3	2	1	0
5,			-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC
							R/W			
			0	0	0	0	0	<u>∧</u> 1	0	0
			Always	Always	Mode	Write	Burst stop	Select burst		SDRAM
	SDRAM		write "0"	write "0"	register	recovery	command	00: Reserved	·g	controller
SDACR1	Access	005011			recovery	time	0. D	01:Full-page re	ead.	0. Disable
SDACKT	Control	0250H			time		0: Precharge all	burst write	\ \ /	0: Disable 1: Enable
	Register1					0: 1clock	1: Burst stop	10:1-word read	//	1. Lilable
					0: 1clock	1: 2clock	/	single writ		
					1: 2clock			11:Full-page re		
								single writ		
								3		
						SBS	SDRS1	∖ ŞDRS0	SMUXW1	SMUXW0
								)) R	W	
	SDRAM					0	0	0	0_	0
004000	Access	005411				Number of	Select ROW a		Select address	s multiplex
SDACR2	Control	0251H				banks	00: 2048rows	(11bits)	00: TypeA (A	
	Register2					0: 2 banks	01: 4096rows	(12bits)	01: TypeB (A	10-)
	-					1: 4 banks	10: 8192rows	(13bits)	10: TypeC (A	
							11) Reserved		11: Reserved	
						SSAE	SRS2	SR\$1	SRS0/	SRC
					$\overline{}$	SSAE	3K32	R/W	SROU	SKC
			$\overline{}$			1	0	0	0	0
	SDRAM					SR Auto		Refresh interva		Auto refresh
SDRCR	Refresh	0252H			<1	Exit	·		)	0:Disable
	Control					-/11	000; 47s	tate 100:	156state	1:Enable
	Register					0:Disable	001:78s		295state	
					4 /	1:Enable	010: 97s		:249state	
				\ (		1.LIIGDIC	011:124		:312state	
				7	Z	74	A	SCMM2	SCMM1	SCMM0
						$\mathcal{A}$	1		R/W	
					V	1	7	0	0	0
					)		\\//	Co	mmand execu	ting
			_		$\vee$		<b>\</b>			
	SDRAM		(	/ ^		$\wedge$		000: Not exe	ecute	
SDCMM	Commandl	0253H	( (			~ //			initialize comm	and
	Register					(2)			ge all banks	
	<b>3</b>				^				auto refresh	
			$((// \land$	1		71/		c. Set mod		
			( )	Į.		$\rightarrow$			ode register	
	/			_	((7/	$\wedge$			te self refresh	
	/	( / _				))			te self refresh	n EXII
		$\langle \cdot \rangle / / \cdot$	$\overline{}$			/		Others: Res	served	
			>	1						
			/							
	7/	$\nearrow$		^	$\vee$					
	~ \			( >						
			^	1 (						
$\wedge$	(( ))									
		$\rightarrow$		// ~						
	7/	( (	//	))						
		<i>\</i>								
	>	*								
$\sim$	/		~							

## (7) 8-bit timer (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN
			R/W					R	W	
	TMRA01		0				0	. 0	0	0
TA01RUN	RUN	1100H	Double				IDLE2	Timer Ru	in/Stop contro	
	register		buffer				0: Stop		& Clear	
			0: Disable				1: Operate		(count up)	
			1: Enable						/	
		1102H	-	-	-	_	-	1-	) ) ~ _	-
TA0REG	TMRA0					V	V			
mone	register	(Prohibit					efined	$\rightarrow$		
		RMW)			1		illieu (	// { } }		
T44DE0	TMRA1	1103H	-	-	-	- ,	//- //	$1 \left( -\frac{1}{2} \right)$	-	-
TA1REG	register	(Prohibit					<u>v</u>			
		RMW)				Unde	efined			
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	√JA1CLK0	TA0CLK1	TA0CLK
						R/	$w \smile$			
	TMDAGA		0	0	0	0 (	0	0	0	0
TA01MOD	TMRA01 MODE	1104H	Operation m	node	PWM cycle		TMRA1 sou	rce clock	TMRA0 sou	rce clock
TAUTIMOD	register	110411	00: 8-Bit Tin	ner Mode	00: Reserve	d < `\	00: TA0TRO	3	∕00:\TA0IN`ic	put
	-	1	01: 16-Bit T		01: 2 <sup>6</sup>		01: φT1	^	>01: 67.1	
			10: 8-Bit PP		10: 2 <sup>7</sup>	$(\bigcap)$	10:∕ <sub>∳</sub> T16		10: \$ <del>T4</del>	
			11: 8-Bit PV	VM Mode	11: 2 <sup>8</sup>	((///	∖11: φT256	~ ((	∖11: φ <b>T</b> 16	
						TV	/TA1FFC1 <	TA1FFC0	TA1FFIE	TA1FFIS
							R/	w <	C///R/	
	TMRA01						1	1\	(6)	0
TA1FFCR	Flip-Flop	1105H				$\rightarrow$	00: Invert T	A1FF	TA1FF	TA1FF
IAIIICK	Conttol	110311					01: Set TAf	FF	Control for	Inversion
	register					$\rightarrow$	10: Clear T	41FF ))	inversion	select
							11: Don't ca	are //	0: Disable	0: TMRA
				1		>		$\nearrow$	1: Enable	1: TMRA
			TA2RDE				12TA23/	TA23PRUN	TA3RUN	TA2RUN
			R/W				/ / /	// R	W	
	TMRA23		0	$\mathcal{M}$			0	0	0	0
TA23RUN	RUN	1108H	Double		, i	//	IDĽĘ2\	Timer Ru	in/Stop contro	
	register		buffer				0: Stop		& Clear	
			0: Disable				1: Operate	1: Run	(count up)	
			1: Enable				\//			
	TMDAG	110AH	-		-	-	\ <u>\</u> -	-	-	-
TA2REG	TMRA2 register	(Prohibit		7 \			٧			
	1 - 3 - 1 - 1	RMW)	( (			Unde	efined			
		110BH	//-	) ]-	- /	1.1	-	-	-	-
TA3REG	TMRA3				. /	// / N	V			
	register	(Prohibit	$(\cap)$			<del></del>	efined			
		RMW)	T/A23M1	TA23M0	PWM21	PWM20		TASCLIC	TA2011/4	TAGGLIG
			PAZSIVI	I AZSIVIU	FWMIZI		TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK
	/	(/ ))	0	<u></u>		\	W			0
	TMRA23	K 1.5	, i	0	PWM sycle	) 0	0 TMDA2 =====	0	0 TMDA2 =====	0
TA23MOD	MODE	110CH	Operation m 00: 8-Bit Tin			_	TMRA3 sour 00: TA2TRO		TMRA2 sour	
	register	\ \			00: Reserve 01: 2 <sup>6</sup>	a		ס	00: TA2IN in	put
			01: 16-Bit T 10: 8-Bit PP		10: 2 <sup>7</sup>		01: φT1		01: φT1	
			11: 8-Bit PV		10. Z 11: 2 <sup>8</sup>		10: φT16		10: φT4	
		<del>                                     </del>	11. 0-DILPV	A TAIL INIQUE	11.2		11: φT256		11: φT16	TA
		1					TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
	7/		,		~			W	R/	
	TMRA23	$\geq$	/	/			1	1	0	0
	Flip-Flop	110DH	$\sim$	\			00: Invert T		TA3FF	TA3FF
TASEEOD	Lub-Lipp	LIJUDH					01: Set TA3		Control for	Inversion
TA3FFCR	Conttol \						10: Clear TA	43FF	inversion	select
TA3FFCR	Conttol register						44 5		0.00	O THEF
TA3FFCR	Conttol \	^					11: Don't ca	are	0: Disable	0: TMRA
TA3FFCR	Conttol \	<i>^</i>					11: Don't ca	are	0: Disable 1: Enable	0: TMRA 1: TMRA
TA3FFCR	Conttol \						11: Don't ca	are		

## 8-bit timer (2/2)

TAMPO	Symbol	Name	Address	7	6	5	4	3	2	1	0
TAFFOR   T											TA4RUN
TASEG   TARAS   TASEFOR				R/W							
TASPEC   TMRAS   TMSAS   TMS				0				0	0	0	0
TAFECR   TARRAFT   TARRA			1110H						Timer Pi	in/Stop contro	1
TASREG TMRAF register (Pohabit RMW)  TASSEG TMRAF TMRAF TMRAF TASSEG TMRAF	'	register									'
TAFECR   TMRAAF								1: Operate			
TASREG   TMRA4			444011							7	
TASREG TMRA5 register (Prohibit RMW)  TASREG TMRA5 (Prohibit RMW)  TA45MOD TMRA5 (Prohibit RMW)  TA5FFCR TMRA5 (Prohibit RWW)  TA5FFCR TMRA5 (Prohibit RWW)  TA6FRUN RWW  TAFFC TMRA6 (Prohibit RWW)  TA6FRUN TA6FRUN TAFFC OT TAFFIE RWW  TAFFC TMRA6 (Prohibit RWW)  TA6FRUN TA6FRUN TAFFC OT TAFFIE TAFFF (TAFFF COntrol for inversion on	. 4050	TMRA4	1112H	-	-	-		. //:	$7/\lambda$	-	-
TASREG   TMRA5   Fegister   Prohibit   Pro	A4REG ,	register						<del></del>	$\langle / \rangle \rangle$		
TASFEG   TMRA6 register   TAFFEG   TMRA6 register   TAFFGG   TMRA6 register   TMRA6 regist								rined	$\sim$		
TASPEC   Register   Prohibit RMW    TASSE   TASCLK0   TAGLK1   TASCLK1   T		TMRA5	1113H	-	-	-				-	-
TA45MOD MODE (1114H)								1	<del>\</del>		
TA45MOD   TMRA45   MODE   register   TMRA45   MODE   TMRA45   MODE   M			RMW)						)~		
TA45MOD   TMRA45   MODE   register   TMRA5   MODE   register   TMRA5   TA5FFCR   TMRA5   TA6FFCR   TMRA67   T				TA45M1	TA45M0	PWM41			TA5CLK0	TA4CLK1	TA4CLK0
TA45MOD   MODE   register   TMRA45   MODE   register   TMRA5   TMRA65   T				0							
TASFFCR   TASF				_			0 ( 4 )				0
11.16-Bit Timer Mode	A45MOD I	MODE	1114H				nd				
10: 8-Bit PPG Mode   10: 27   10: \$\pi T16   10: \$\pi T16   11: \$\pi T256   10: \$\pi T16   11: \$\pi T256   11: \$\pi T35FC1   TASFFC0   TASFFE   TASFFC   11: \$\pi T35FC1   TASFFC0   TASFFE   TASFF   11: \$\pi T35FC1   TASFFC0   TASFFE   11: \$\pi T35FC1   TASFFC0   TASFFE   11: \$\pi T35FC1   TASFFC0   TASFFE   11: \$\pi T35FC   11: \$\pi T35FC1   TASFFC0   TASFFE   11: \$\pi T35FC   11: \$\pi T35FC		register					$(\bigcirc)$				pui
TASFFCR  TMRA65 Filip-Flob Control register  TAGRDE  TAGRDE  TAGRDE  RW  RW  RW  RW  RW  RW  RW  RW  RW  R						10: 2 <sup>7</sup>	$( \vee / )$		((	. \ \	
TASFFCR  TMRA45 Filip-Flob Control register  TMRA67 RUN TMRA67 RUN TMRA67 RUN TAGROE						11: 2 <sup>8</sup>				(11/ øT1)6)	
TASFFCR Fip-Flop Control register							1		TA5FFC0		TA5FFIS
TASFFCR   Fip-Flop Control register   TASFFC   TASFF   On: Set TASFF   On: S						7(		R/	W	R/	W
TA67RUN  TMRA67 RUN  TMRA67 RUN  TA6REG  TMRA67 register  TA67ROD  TA67ROD  TA67ROD  TMRA67 ROD  TA67ROD  TMRA67 ROD  TMRA67 ROD  TA67ROD  TMRA67 ROD							, ,				0
TA67RUN   TMRA67   TMRA67   TMRA67   Tegister   TMRA67   TMCDE   Tegister   TMCDE   TMCDE   TMRA67   TMCDE			1115H						- / / /		TA5FF
TA67RUN TMRA67 RUN register  TMRA6 TA67RUN TMRA67 RUN TMRA67 RUN RUN TMRA67 RUN TMRA7 Register  TMRA67 RMW) TMRA67 TMRA67 RMW) TMRA67 RMW) TMRA67 TMRA67 RMW) TMRA67 TMRA67 RMW) TMRA67 TMRA67 RMW) TMRA67 TMRA67 RMW TMRA67 TMCDE RUN TMRA67 RMW TMRA67 TMRA67 TMCDE RUN TMRA67 RMW TMRA67 TMRA67 TMCDE RUN TMRA67 TMRA67 TMCDE RUN TMRA67 TMRA67 TMCDE RUN TMRA67 TMRA67 TMCDE RUN TMRA67 TMRA67 TMRA67 TMCDE TMRA667											Inversion
TA67RUN   TMRA67   RW		-			1						select 0: TMRA4
TA67RUN   TMRA67   RUN   RW   Double								11. Don't Cal	ie))		1: TMRA5
TA67RUN   TMRA67   RUN   Fegister   TMRA67   T				TA6RDF		Ž,	$\overline{}$	12TA67	TA67PRIIN		TA6RUN
TA67RUN   RUN   register   TMRA67   RUN   register   RUN   register   TMRA67   register   TMRA67   register   TMRA67					4	$\rightarrow$	//~	12.7.00			17.01.011
TA67RUN   RUN   register   Timer   Run/Stop control   O: Stop & Clear   1: Run (count up)	-	TMRA67						0			0
TAFFER   T	A67RUN	RUN	1118H	Double		$\vee$			Timer D		1
TAGREG TMRA6 register (Prohibit RMW)  TAGREG TMRA7 register (Prohibit RMW)  TAGREG TMRA6 DEFINITION OF TAGREG (PROHIBITION OF TAGELK1 TAGE		register			(( ))						ı
TAFFOR  TAREG  TMRA6 register  TMRA7 register  TMRA67 MODE register  TAFFOR  TAFFOR  TAFFOR  TAFFOR  TAFFOR  TAFFOR  TMRA67 TMODE register  TMRA67 TM						E .		1: Operate			
TAFFER TAREG TMRA6 register  (Prohibit RMW) TAREG TMRA7 register  TMRA7 register  TMRA67 MODE register  TA67MOD  TMRA67 MODE register  TA67FCR  TMRA67 Filp-Flop Control for register  TMRA67 Filp-Flop Control for register  TMRA67 register  TMRA67 RMW)  TMRA67 Filp-Flop Control for register  TMRA67 TMRA67 Filp-Flop Control for register  TMRA67 TMRA67 Filp-Flop Control for register				1: Enable	$\rightarrow$		^	~			
TAFFER TA			111AH	-((	<u> </u>	- 1			-	-	-
TAFFER TA				- / /							
TA7REG TMRA7 register (Prohibit RMW)  TA67MOD TMRA67 MODE register (Prohibit RMW)  TMRA67 MODE (Prohibit R							Unde		ī	i	
TAFFER TA		TMRA7	111BH	$(\Omega/\Lambda$	-	- <	4/		-	-	-
TA67MOD TA67M1 TA67M0 PWM60 TA7CLK1 TA7CLK0 TA6CLK1 R/W    TMRA67			(Prohibit	$(\vee/)$			$\rightarrow$				
TA67MOD TMRA67 MODE register  111CH Operation mode OU: 8-Bit Timer Mode OU: 16-Bit Timer Mode OU: 16-Bit Timer Mode OU: 26 OU: 4-Bit PPG Mode OU: 27 OU: 4-T1 OU: 4-T			/ RMW)	Theat	TAC7140	DVALACA		-	TA7011/0	TACCLIZA	TACCLIC
TA67MOD MODE register			/ )4	I AO/WI	1 NO LIVIU	PVVIVIO	-		IA/CLKU	IAOULKI	TA6CLK0
TA67MOD   TMRA67			\//	6	0	6	./		0	0	0
TA7FFCR   TA7F			\`\\.	_			. 0				
01: 16-Bit Timer Mode   10: 26			111CH				∤d				
10: 8-Bit PPG Mode	'	. 0910101				01: 26		1			
11: 8-Bit PWM Mode		$\wedge \wedge$				10: 2 <sup>7</sup>				10: φT4	
R/W R/M		\		11: 8-Bit PV	/M Mode \	11: 2 <sup>8</sup>					
TATFFCR Control TIDH 1 1 0 00: Invert TATFF Control for 1: Set TATFF CO											TA7FFIS
TATEFOR FIDE Control Project TATEF Control for Control Fig. Fig. Fig. Fig. Fig. Fig. Fig. Fig.					(				•		
Control for control register		TMRA67		(1	\						0
U1. Set IA/FF Contion for	atrêgr	FIIP-FIOP )	111DH								TA7FF
			^		$\setminus \vee$					8	Inversion select
			( >								0: TMRA6
1: Enable		_ >		$\wedge \setminus \setminus$				. i. Doilt Cal			1: TMRA7
	1/	/	>.		2		أـــــــــــــــــــــــــــــــــــــ	-			

## (8) 16-bit timer (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	-			I2TB0	TB0PRUN		TB0RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB0		0	0			0	<u></u>		0
TB0RUN	RUN register	1180H	Double	Always			IDLE2	Timer Run	/Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & 0	•	
			0: Disable				1: Operate	1: Run (co		
			1: Enable						1 1	. == - =
			TB0CT1	TB0ET1	TB0CP0I	TB0CPM1	TB0CPM0	TBOCLE	TB0CLK1	TB0CLK0
		,	R/		W		((	P/W		
			0	. 0	11	0	0	(9)	0	0
			TB0FF1 inve	ersion	Software	Capture timing	g ///	Up counter	TMRB0 sour	
	TMRB0	1182H	trigger 0: Disable	1: Enable	capture	00: Disable		control	00:TB0IN0 p	in input
TB0MOD	MODE	(Prohibit			control		sing edge	0. Disable	10: φΤ4	
	register	(Pronibit RMW)	Invert when capture to	Invert when match UC0	0: Software	01: TB0IN0 ↑		): Enable	11: φT16	
		,	capture	with	capture 1: Undefind	INT4 is risin				
			register 1	TB0RG1H/L	1. Oridelina	10: TB0IN0				
			3			INT4 is falli	ng edge	_		~
						11: TA10UT				
			TDOEELOA	TDOEE100	TDOOLTA	INT4 is risin		TDOEGE	TRAFFRAGA	TDOFFOOO
			TB0FF1C1 W	TB0FF1C0	TB0C1T1	IB0C011	) TB0E1T1 (	TB0E0T1	TB0FF0C1	TB0FF0C0
			1	, 1	0 (	0	0	1 0	\(\frac{1}{1}\)	1
		,	TB0FF0 co		- /	version trigge			TB0FF0 co	
	TMRB0	1183H	00: Invert		0: Disable	1: Enable	. /		00: Invert	
TB0FFCR	Flip-Flop control	(Prohibit	01: Set		0. 2/005101	LEnable			01: Set	
	register	RMW)	10: Clear		Invert when	Invert when	Invert when	Invert when	10: Clear	
			11: Don't ca	are	the UC value	the UC	the UC	the UC	11: Don't ca	are
			* Always re	ad as "11"	is loaded in	value is loaded in to	matches with	matches with	* Always re	ead as "11"
				$\mathcal{A}$	TB0CR1H/L		TB0RG1H/L	JB0RG0H/L		
		1188H	-	-//	Y	//	/-/	_	_	_
TB0RG0L	TMRB0 register 0 Low	(Prohibit			$\rightarrow$	\\ v	v ))			
	,	RMW)			1	Unde	fined			
	TMRB0	1189H	_		_	_ `	\ <i>`\</i>	_		_
TB0RG0H	register 0 High	(Prohibit		<u> </u>			V ~			
		RMW)	- ( (		1	\\ Unde	efined	1		ı
	TMRB0	118AH	-//	$\cup /-$	- (	<del>-</del>		_	_	_
TB0RG1L	register 1 Low	(Prohibit					V			
		RMW)	$(///\langle)$			Unde	efined			
TDODOAL	TMRB0	118BH		_	$\lfloor \langle \alpha \rangle \rangle$		_	_	_	_
TB0RG1H	register 1 High	(Prohibit		$\sim$	$-(\vee/)$	V				
	ζ.	RMW)	7			4	fined	<u> </u>		1
	TMRB0	/ /			<u> </u>	<u> </u>	<u> </u>		<u> </u>	
TB0CP0L	Capture register 0 Low	118CH	,		$\rightarrow$	ŀ	₹			
			/			Unde	efined			
	TMRB0		-	- \	-	_	_	_	_	_
TB0CP0H	Capture register 0 High	118DH		_			?			
	3 1 1 1 1 1 1 1			(			fined		1	
	TMRB0		- <		_	-			_	_
TB0CP1L	Capture register 1 Low	118EH					₹			
	3,5,5,7	$\triangle$		// ~		Unde	efined			
	TMRB0	((	$\sqrt{f}$	]   -	_	_	_	_	_	_
TB0CP1H	Capture / register 1 High	118FH		/			ξ			
	. ogiotor i riigii	4/				Unde	fined			

### 16-bit timer (2/6)

TB1RUN   TMB1   TB1RUN   TB1	Symbol	Name	Address	7	6	5	4	3	2	1	0
TBIRUN   T				TB1RDE	_			I2TB1	TB1PRUN		TB1RUN
TB1RUN   Run   Find				R/W	R/W			R/W	R/W		R/W
TB1MOD   TARBET   TB1MOD   TARBET   TB1MOD   T				0	0			0	/ 0		0
Buffer   O. Siop & Clear   1. Count.   Public	TB1RUN		1190H	Double	Always			IDLE2	Timer Run	/Stop control	
TBITT   TBITT   TBICT   TBIC		register								•	
TB1FDT								1: Operate	1: Run (co	unt up)	
TBIFFOR   TMRB1   TM					TD4ET4	TD40D0L	TD4ODM4	TD4ODMO		1 1	TD4 OL KO
TB1ROD   TMR81   TB1RG1   TMR81   Tagister 0 Low   TB1RG1   TMR81   Tagister 0 Low   TB1RG1   TMR81   TB1RG1   TMR81   Tagister 0 Low   TMR81   TMR81   Tagister 0 Low   TMR81   TMR81   Tagister 0 Low   TMR81   TMR8							IBICPINI	TBTCPINO		/IBICLKI	IBICLKU
TB1FC    TMRB1   1192H   TMRB1   TMR							0	1 n ((		0	0
TB1ROD   TMR81   Figher   Control capture to register   TB1FFC   TMR81   Figher   Control capture to register   TB1RG1L   TMR81   TM								1			
TB1MOD   TMRB1   Fig.					5151011			>//		Ī	
Problem   Invert when   Capture to capture			1192H		1: Enable		1				put
RMW    Capture to ca	TB1MOD		(Prohibit	Invert when	Invert when	1					
TB1FFCR   TB1FF1C1   TB1FF1C0   TB1CT1   TB1E0T1   TB1E0T1   TB1FF0C1   TB1FF0C0   TB1		register	RMW)	capture to					1	11: φT16	
TB1FFC1   TB1FF1C1   TB1FF1C1   TB1FF1C1   TB1FF0C1											
TB1FFCR   TMRE1   1198H   11				register 1						M/ /	$\supset$
TB1FFC1   TB1FFC0   TB1C1T1   TB1C0T1   TB1C1T1   TB1C0T1   TB1FCC1   TB1FFCC   TB1FFC0									()		
TMRB1							INT6 is rising	edge			
The control						TB1C1T1			TB1E0T1		
TB1FFCR									<u> </u>		
TB1FFCR   TMRB1   TB1FF1 control   O0: Invert   O0: Invert   O0: Invert   O0: Invert   O0: Invert   O0: Set   Invert when   Invert when   Invert when   Invert when   O1: Set				1	1	/					
Control   Cont			1193H	TB1FF1 co	ntrol	/ _ `	V	er /		<b>!</b> /	ntroi
Tegister   RMW   O1: Set   Invert when   Invert when   Invert when   The UC value   Invert wall   Invert wal	TB1FFCR		(Prohibit	00: Invert		U: Disable	1: Enable	(			
11: Don't care						Invert when	Invert when	Invert when	Invert when		
# Always read as "11" to TB1CR1H/L TB1CR1H/L TB1CR0H/L T										11: Don't ca	are
TB1RG0L TMRB1 register 0 Low (Prohibit RMW)						1 \ > >	1			* Always re	ad as "11"
TB1RG0L   TMRB1   TMRB1   TMRB1   Tegister 0 Low   TMRB1   TMRB1   TMRB1   Tegister 1 Low   TMRB1				* Always re	ead as "1/1"	( )					
TB1RGUL   register 0 Low   (Prohibit RMW)   Undefined   Undefined   Undefined   TMRB1 register 1 Low   (Prohibit RMW)   Undefined   Undefined   Undefined   TMRB1 register 1 Low   (Prohibit RMW)   Undefined			1198H	_	_((		/ /	/-/	-	_	_
TB1RG0H   TMRB1	TB1RG0L		(Prohibit				· // /	N )			
TB1RG0H   TMRB1		rogicior o zon				1	Unde	efined			
TB1RG1L   TMRB1   TM		TMDD4	1199H	_	\\-\ <i>\</i>	_	- `	\\ <i>/</i>	_	_	_
TB1RG1L TMRB1 register 1 Low (Prohibit RMW) Undefined  TB1RG1H TMRB1 register 1 High (Prohibit RMW) Undefined  TB1CP0L Capture register 0 Low TMRB1 TM	TB1RG0H		(Prohibit		> <u> </u>			•			
TB1RG1L TMRB1 register 1 Low (Prohibit RMW)  TB1RG1H TMRB1 register 1 High (Prohibit RMW)  TB1CPOL TMRB1 (Prohibit RMW)  TB1CPOL Capture register 0 Low 119CH RMW  TB1CPOH TMRB1 (Prohibit RMW)  TB1CPOH TMRB1 (Prohibit RMW)  TB1CPOH Register 0 Low Undefined  TMRB1 (Prohibit RMW)  TB1CPOH Register 0 Low Undefined  TMRB1 (Prohibit RMW)  TB1CPOH Register 0 Low Undefined  TMRB1 (Prohibit RMW)  TMRB1							\\ Unde	efined			
TB1RG1L   register 1 Low   (Prohibit RMW)   Undefined			119AH	-//	<i>)                                    </i>	- (	/-/	_	_	_	_
RMW    Undefined	TB1RG1L		(Prohibit				11/11/1	N			
TB1RG1H TMRB1 register 1 High (Prohibit RMW) Undefined  TB1CPOL Capture register 0 Low Undefined  TB1CPOH TMRB1			RMW)	$((//\langle \cdot \rangle))$			√ \ Und∈	efined			
TB1CP0L   TMRB1   Capture   register 0 Low   TMRB1   TB1CP0H   TMRB1   TB1CP1L   TMRB1   TB1CP1H   TB1CP1H   TMRB1   TB1CP1H   TMRB1   TB1CP1H   TMRB1   TB1CP1H   TB1CP1H   TMRB1   TB1CP1H   TMRB1   TB1CP1H   TMRB1   TB1CP1H   TB1CP1H   TMRB1   TB1CP1H   TMRB1   TB1CP1H		TMDD1	119BH		_				_	_	_
TB1CP0L TMRB1	TB1RG1H				$\wedge$						
TB1CP0L TMRB1				$\overline{}$			1	1			
TB1CP0L   Capture register 0 Low   119CH   R   Undefined    TMRB1	ĺ	TMRB1	\`\	_		<del>\-</del> -			_	_	_
TB1CP0H TMRB1	TB1CP0L		119CH	>		~>		R			
TB1CP1L   Capture register 0 High   119DH   R   Undefined		register o Low		/			Unde	efined			
TB1CP0H		TMRB1		_	- \	_	_	_		_	_
TB1CP1L TMRB1	TB1CP0H	Capture/	119DH			V					
TB1CP1L TMRB1 119EH R  Undefined  TB1CP1H Capture 119FH R		Tograter of right			(		1	:	=	<u> </u>	:
TB1CP1L Capiture register 1 Low Undefined  TMRB1 TB1CP1H Capiture 119FH R		TMRB1		- <		<u> </u>			<u> </u>	<u> </u>	<u> </u>
Undefined  TB1CP1H Capture  119FH  R	TB1@P1L	Capture ) )	119EH					R			
TB1CP1H Capture 119FH R		register 1-Low	$\wedge$		// ~		Unde	efined			
TB1CP1H Capture 119FH R		TMRB1	((	1/	) –	_	-	_	_	_	_
Tegister i nigh Undefined	TB1CP1H	Capture	119FH,								
		register 1 High	4/				Unde	efined			

TB2RUN   TMRB2   TMR
TB2RUN   TMRB2   RW   RW   RW   RW   RW   RW   RW   R
TB2RUN   RNN   TB2FF1   TB2F1   T
TB2FFCR   TMRB2   TB2FFCR   TB2FFC
TB2FFCR   TMRB2   TM
TB2FTC   T
TB2FCR   TMRB2   TB2FTC   TB
TB2MOD   TMRB2
TB2FCR   TMRB2   TMR
TB2FOR   TMRB2   TMR
TB2MOD   TMRB2   MODE register   TMRB2   TMRB2   TMRB2 register   TMRB2   TMRB2   TMRB2   TMRB2   TMRB2   TMRB2   TMRB2 register   TMRB2   T
TB2MOD   TMRB2   MODE register   TMRB2   TMRB2   TMRB2   TMRB2 register   TMRB2   TMRB2   TB2FGCN   TMRB2   TMRB2   TB2RGOL   TMRB2 register 0 Low   TMRB2 register 0 High register   TMRB2 regi
TB2MOD   TMR2   MODE register   MODE registe
TB2FFCR   TMRB2   TB2FFCR   TMRB2   TB2FGCL
TB2FFCR   TMRB2   TB2FF1C1   TB2FF1C0   TB2CT11   TB2EOT1   TB2EOT1   TB2FF0C1   TB2FF0C1   TB2FF1C0   TB2FF1C1   TB2F1C1
TB2FFCR   TMRB2
TB2FFCR   TMR2
TB2FFCR   TMRB2
TB2FFCR
TB2FFCR
TB2FFCR
TB2FFCR  TMRB2 Flip-Flop control register  TB2FF1 control 00: Invert 01: Set 10: Clear 11: Don't care 12: Set 13: Don't care 14: Don't care 15: Set 10: Clear 11: Don't care 16: Set 10: Clear 11: Don't care 11: Don't care 12: Set 11: Don't care 13: Don't care 14: Don't care 15: Set 11: Don't care 15: Set 11: Don't care 16: Set 11: Don't care 17: Don'
TB2FFCR  TMR82 Fip-Flop control register  TB2FF1 control 00: Invert 01: Set 10: Clear 11: Don't care 12: Set 13: Don't care 13: Don't care 14: Don't care 15: Set 10: Clear 11: Don't care 16: Set 10: Clear 11: Don't care
TB2FFCR Flip-Flop control register  Flip-Flop control register  O: Disable 4: Enable  Oi: D
TB2RG0L  TMRB2 register 0 Low  TB2RG0H  TMRB2 register 0 High  TMRB2 register 0 High  TMRB2 register 0 High  TMRB2 TB2RG0H  TMRB2 TB2RG0H  TMRB2 TB2RG0H  TMRB2 TB2RG0H  TMRB2 TRG0H  TMRB2 TMRB2 TMRB2 TRG0H  TMRB2 TMRB2 TMRB2 TMRB2 TMRB2 TRG0H  TMRB2 T
10: Clear   the UC value   the UC value   the UC value   s   loaded in to   the UC value   s   loaded in t
11: Don't care
* Always read as "11" 10   loaded in to   with   TB2RG1H/L   TB2RG0H/L   TMRB2   register 0 High   (Prohibit   RMW)   Undefined   TMRB2
TB2RG0L TMRB2 register 0 Low (Prohibit RMW)  TB2RG0H TMRB2 register 0 High (Prohibit RMW)
TB2RG0L TMRB2 register 0 Low (Prohibit RMW)  TB2RG0H TMRB2 register 0 High (Prohibit RMW)
TB2RG0L   register 0 Low   (Prohibit RMW)
TB2RG0H TMRB2 register 0 High (Prohibit RMW) Undefined
TB2RG0H TMRB2 register 0 High (Prohibit RMW) Undefined
register 0 High (Prohibit RMW) Undefined
11AAH
TMPP2
TMDP9
TB2RG1L   TWRD2   Figister 1 Low   (Prohibit   W
RMW) Undefined
11ABH
TB2RG1H TMRB2
register 1 High (Prohibit RMW) Undefined
TB2CP0I Capture 11ACH R
register low
Undefined
TMRB2
TB2CP0H Capture 11ADH R
register 0 High Undefined
TB2CP1L TMRB2 11AEH R
register 1 bow
register1 bow Undefined
register1 Low Undefined
Undefined
Undefined

## 16-bit timer (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB3RDE	_			I2TB3	TB3PRUN		TB3RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB3		0	0			0	/ O		0
TB3RUN	RUN	11B0H	Double	Always			IDLE2	Timer Run	/Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & 0	•	
			0: Disable				1: Operate	1: Run (co	unt up)	
			1: Enable						1 1	
			TB3CT1	TB3ET1	TB3CP0I	TB3CPM1	TB3CPM0		TB3CLK1	TB3CLK0
			R/		W		((	P/W		
			0	0	1	0	0	(9)	0	0
			TB3FF1 inve	ersion	Software	Capture timin	g ///	Up counter	TMRB3 sour	
	TMRB3	11B2H	trigger	1: Enable	capture	00: Disable		control	00: TB3IN0 p 01: φT1	oin input
TB3MOD	MODE	(Dealist)			control	INTA is risir	ng edge	0: Disable	10: φΤ4	
	register	(Prohibit RMW)	Invert when capture to	match UC3	0: Software	01:TB3IN0 ↑, TI	B3IN1	1: Enable	11: φT16	
		,	capture	with	capture 1: Undefined	INTA is rising				
			register 3	TB3RG1H/L	1. Oridelined	10: TB3IN0 ∫ ,(T				_
			9			INTA is falling	edge	_		✓
						11: TA3OUT ↑,	\ /			
			TDOEELOA	TD055400	TDOOLTA	INTA is risein		TDOEGT	TROFFEROA	TDOFFOOO
			1B3FF1C1 W	TB3FF1C0	TB3C1T1	TB3C0T1	-	TB3E0T1	TB3FF0C1	TB3FF0C0
			1	1	0 (	0	0	0	\(\frac{1}{1}\)	1
			·	•	/	version trigge			TB3FF0 co	
	TMRB3	11B3H	TB3FF1 co	ntrol	0: Disable	1: Enable			00: Invert	11.101
TB3FFCR	Flip-Flop control	(Prohibit	00: Invert		o. Bisable	Lindbic			01: Set	
	register	RMW)	01: Set		Invert when	Invert when	Invert when	Invert when	10: Clear	
			10: Clear		the UC value		the UC	the UC	11: Don't ca	are
			11: Don't c		is loaded in	value is loaded in to	matches with	matches with	* Always re	ad as "11"
			* Always re	ead as "11"	to TB3CR1H/L			TB3RG0H/L		
		11B8H	_	-(/	Ž	1//	1-1	_	_	_
TB3RG0L	TMRB3 register 0 Low	(Prohibit				/ /	N ) )	-	_	
	regioter e zen	RMW)			1	Unde	efined			
	THERE	11B9H	-		_	-	\\ / <i>/</i>	_	<u> </u>	_
TB3RG0H	TMRB3 register 0 High	(Prohibit		> <u> </u>			N ~			
		RMW)	- ((		1	\\ Unde	efined		•	
	TMRB3	11BAH	-//	<i>U                                    </i>	- (	1	<u> </u>	_	_	_
TB3RG1L	register 1 Low	(Prohibit				$// \sim /$	N			
		RMW)	$((//\langle \cdot \rangle))$			Unde	efined			
	TMRB3	11BBH		_			_	-	_	_
TB3RG1H	register 1 High	(Prohibit		$\sim$			N			
		RMW)				/ Unde	efined			
	TMRB3	~~ <	_		<u> </u>		_	_	_	_
TB3CP0L	Capture	11BCH		$\langle \; = \;$	>	ı	R			
	register 0 Low					Unde	efined			
	TMRB3		_	- \	_	_	_	_	_	_
TB3CP0H	Capture/	11BDH	,		$\checkmark$		Ŕ	•	•	
	register 0 High	))				Unde	efined			
	TVIDO		- <	\ -	_	_	_	-	_	_
TB3CP1L	TMRB3 Capture	11BEH				ı	R			
	register 1 Low	^				Unde	efined			
			~ (7	) _	_	_	_	_	_	_
TB3CP1H	TMRB3 Capture	11BFH	$\frac{1}{2}$	<del>-</del>	<u> </u>	:	<u> </u>	<u> </u>	<u> </u>	
15001111	register 1 High	7	$\overline{}$				efined			
		~				Onluc	JIOG			

## 16-bit timer (5/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB4RDE	_			I2TB4	TB4PRUN		TB4RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB4		0	0			0	<u></u>		0
TB4RUN	RUN register	11C0H	Double	Always			IDLE2	Timer Run	/Stop control	
	register		Buffer	write "0"			0: Stop	0: Stop & 0	•	
			0: Disable				1: Operate	1: Run (co	unt up)	
			1: Enable						1 1	
			TB4CT1	TB4ET1	TB4CP0I	TB4CPM1	TB4CPM0		TB4CLK1	TB4CLK0
			0	W 0		0	0 (	R/W 0	0	0
							1	/ //	TMRB4 sour	,
	TMRB4	11C2H	TB4FF1 invetrigger	ersion	Software	Capture timin	g /	Up counter	00: Reserved	
TB4MOD	MODE register	(Prohibit		1: Enable	capture	00: Disable		control	00. Reserved 01: φT1	•
	rogiotor	RMW)	Invert when	:	control	01: Reserved	(( )	0: Disable	10: <sub>φ</sub> T4	
			capture to	match UC4	0: Software capture	10: Reserved	1 TO 1 TO 1	1: Enable	11: φT16	
			capture	with TB5RG1H/L	1: Undefined	11: TA5OUT	I ASOUT			
			register 4	IBSKG IH/L		$\sim$	$\rightarrow$		$\mathcal{A}(\mathcal{A})$	
				TB4FF1C0	TB4C1T1	TB4C0T1	TB4E1T1	TB4E0T1	TB4FF0C1	TB4FF0C0
				/* ! 4		_ / / / /	W >		N	
			1	1	0 TB4EE0 in	(0// < version trigge	0	0(	1 TB4FF0 co	1
	TMRB4	11C3H	TB4FF1 co	ntrol	0: Disable	_ \	`	~ \ \ \ \	00: Invert	itioi
TB4FFCR	Flip-Flop control	(Prohibit	00: Invert		0. Disable	i. Enable			01: Set	
	register	RMW)	01: Set		Invert when	Invert when	Invert when	Invert when	10: Clear	
			10: Clear		the UC value		the UC (	the UC	11: Don't ca	are
			11: Don't c		is loaded in	value is	matches with	matches	* Always re	ad as "11"
			* Always re	ead as "11"	to TB4CP1H/L	loaded in to TB4CP0H/L	TB4RG1H/L	with TB4RG0H/L		
		11C8H	_		( -//	-	(-(//	\\ -	_	_
TB4RG0L	TMRB4 register 0 Low	(Prohibit		.(_	1		W \	<del>)                                     </del>		
	register o Low	RMW)		4	$\rightarrow$	Unde	efined			
		11C9H	_		\ -	4	+ /	_	_	_
TB4RG0H	TMRB4 register 0 High	(Prohibit					N ))			
	3 3	RMW)				Unde	efined /			
		11CAH			<u> </u>	<u> </u>	<u> </u>		<u> </u>	-
TB4RG1L	TMRB4 register 1 Low	(Prohibit		$^{\prime} \wedge$		\\ I	N			
	regioter i zem	RMW)		) )	_	Unde	efined			
		11CBH		<u> </u>		1		_	_	_
TB4RG1H	TMRB4 register 1 High		$((7/\Delta)$			1	N			
	register i riigii	(Prohibit RMW)	$(\vee/))$			Unde	efined			
	/		-	_	((-///	1 -	_	_	_	-
TB4CP0L	TMRB4 Capture	11CCH				i) I	R			
	register 0 Low		_			Linde	efined			
				./				•	<b>.</b>	
TB4CP0H	TMRB4	11CDH	<del>-</del>	1		<u> </u>	<u> </u>	_	_	_
15401011	Capture register 0 High	TICDIT					R efined			
	<del>\\</del>		_	_	<del>\</del> -		- IIIICU	_	_	_
TD4CD41	TMRB4	11CEH	/	<u> </u>			<u> </u>		· -	
TB4CP1L	Capture register 1 Low	TICEH		(						
			4			Unde	efined			
	TMRB4			//-	_	-	_	_	_	_
TB4CP1H	Capture register 1 High	11CFH		/ ~			R			
(		((	//	) )		Unde	efined			
	/		$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	/						

### 16-bit timer (6/6)

	Name	Address	7	6	5	4	3	2	1	0
			TB5RDE	_			I2TB5	TB5PRUN		TB5RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB5		0	0			0	<u></u>		0
	RUN register	11D0H	Double	Always			IDLE2	Timer Run	/Stop control	
	. og.o.o.		Buffer	write "0"			0: Stop	0: Stop & 0	Slear	
			0: Disable 1: Enable				1: Operate	1: Run (co		
			TB5CT1	TB5ET1	TB5CP0I	TB5CPM1	TB5CPM0	TB5CLE	TB5CLK1	TB5CLK0
			R/		W	T DOOT WIT	TB301 WO	R/W	DOCERT	IDSOLING
			0	0	1	0	^ o ((	V/ 6	0	0
		11D2H	TB5FF1 inve	ersion	Software	Capture timin		Up counter	TMRB5 source	e clock
	TMRB5 MODE		trigger		capture	00: Disable		control	00: Reserved	
	register	(Prohibit RMW)	0: Disable	1: Enable	control	01: Reserved		0: Disable	01: φT1	
		,	Invert when		0: Software	10: Reserved		1: Enable	10: φT4 11: φT16	
			capture to	match UC5 with	capture	11: TA5OUT	TA5OUT	1	11.0110	
			capture	TB5RG1H/L	1: Undefined	1				
			register 5 TB5FF1C1	TB5FF1C0	TB5C1T1	TB5C0T1	TB5E1T1	TB5E0T1	TB5FF0C1	TB5FF0C0
			W	•	.200111		W	, .252511/	N N	
			1	1	0	(9/<	0	0(	1	1
	TMRB5	11D3H	TB5FF1 co	ntrol	TB5FF0 inv	version trigge	er/ <	) (	TB5FF0 coi	ntrol
TREECD	Flip-Flop	-		TILIOI	0: Disable	1: Enable	/		00: Invert	
	control register	(Prohibit RMW)	00: Invert 01: Set		Invert when	Invert when	Invert when	Invert when	01: Set	
	rogiotoi	1(11111)	10: Clear		the UC value	the UC	the UC	the UC	10: Clear 11: Don't ca	ırα
			11: Don't c	are	is loaded in	value is	matches	matches	* Always re	
			* Always re	ead as "11"	to	loaded in to	with	with	Alwaysic	au as 11
		445011			TB5CP1H/L	TB5CP0H/L	TB5RG1H/L	TB5RG0H/L		
TB5RG0L	TMRB5	11D8H			-/>		W -V	<u> </u>	_	_
IBSKGUL	register 0 Low	(Prohibit RMW)		-4(			efined			
		11D9H	_		· ·	/ / Unide	zilled /		_	
	TMRB5				$\rightarrow$		v )		I	
	register 0 High	(Prohibit RMW)					efined			
		11DAH			_	_	<u> </u>	_	_	_
	TMRB5			/ /	•	\ \ \	V	-	=	
IDOINGIL	register 1 Low	(Prohibit RMW)				Linda	efined			
				-//	_ <	Pride		1		
	TMRB5	11DBH				W.	– V		_	
וטאנטו	register 1 High	(Prohibit	$\left( \bigvee \right)$			- 3 \	efined			
		INIVIVY)	<del>\\_</del> //	I _	((-1))	\	–	I –	_	_
	TMRB5	110011			· ( \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1	 ₹			_
	Capture register 0 Low	11DCH	$\overline{}$		$\overline{}$	/				
		\'\				Unde	efined		_	
TD = 0 =	TMRB5			$\langle -$	1 ->	_	_	_	_	-
TB5CP0H	Capture register 0 High	11DDH	/		~		?			
							efined	1	i .	
	TMRB5				V -	<u> </u>		<u> </u>	_	
TB5CP1L	Capture register 1 Low	11DEH					₹			
	register i LOW		$\langle A \rangle$			Unde	efined			
	TMRB5			//-	_	_	_	_	_	_
TB5CP1H	Capture	11DFH					?			
	register 1 High			) ]		Unde	efined			
		1	$/$ $/$ $\sim$	/						

## (9) Pattern Generator

			PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
		1460H		1	N			R	R/W	
PG0REG	PG0	1 10011	0	0	0	0		Und	efined	
TOURED	register	(Prohibit RMW)	/ PĞ0	can be read	G0) output la by reading the ssigned to P0	ne \	Shift alternation for the PG n	te register 0 node (4-bit v	vrite) register	
			PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
		1461H		1	N			\\ <b>J</b>	2/1/	
PG1REG	PG1	140111	0	0	0	0			efined	
FOIREG	register	(Prohibit RMW)	/ PĞ1	can be read	G1) output la by reading the ssigned to Po	ne \	Shift alternation for the PG n		rite) register	
			PAT1	CCW1	PG1M	PG1TE	(PATO	CCW0	PG0M	PG0TE
						R	R/W/	~		
			0	0	0	0 (		0	0	0
PG01CR PG0,1 Control register	1462H	PG1 write mode 0: 8-bit write 1: 4-bit write	PG1 rotation direction 0: Normal rotation 1: Reverse rotation	PG1 mode (Excitation) 0: 1 step excitation or 2 step excitation 1: 1 to 2 step excitation	PG1 trigger input enable 0 Disable 1 Enable	PG0 write mode 0: 8-bit write 1: 4-bit write	PG0 write mode 0: 8-bit write 1: 4-bit write		PG0 trigger input enable 0: Disable 1: Enable	
					40				PG1T	PG0T
					(,/	$\searrow$	_		•	W
						-			0	0
PG01CR2	PG0,1 Control2 register	1464H						)	PG1 shift trigger 0:8-bit timer trigger (TMRA23) 1:16-bit timer trigger (TMRB1)	PG0 shift trigger 0:8-bit timer trigger (TMRA01) 1:16-bit timer trigger (TMRB0)

## (10) High Speed SIO (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				XEN0				CLKSEL02	CLKSEL01	CLKSEL00
				R/W					R/W	
				0				۸ 1	1 0	0
		C00H		SYSCK				Select baud r		
				0:disable					d 100:fsys/16	
				1:enable				001;fsys/2	101:fsys/32	2
	l							010:fsys/4 011:fsys/8	110:fsys/64 111:Reser	
	High Speed Serial		LOOPBACK0	MSB1ST0	DOSTAT0		TCPOL0	RCPOL0	TDINV0	RDINV0
HSC0MD	Channel 0			R/W	20017110		TOTOLO	// R/		RDINVO
	mode setting register		0	1 1	1		0	0)	0	0
			LOOPBACK	Start bit for	HSSO0 pin		Synchrono	Synchrono	Invert data	Invert data
		00411	teset mode	transmit/rec	(no transmit)		us clock	us clock	During	During
		C01H	0:disable	eive 0:LSB	0:fixed		edge	edge	transmittin	receiving
			1:enable	1:MSB	to "0" 1:fixed		during	during	g	0: disable
				_	to "1"	/	transmitting 0: fall	receiving 0: fall	0: disable 1: enable	1: enable
						. ( (	1: rise	1: rise	T. Gildbig	
						(4)			11	
			-	-	UNIT160			ALGNEN0/	RXWEN0	RXUEN0
				R/W		$(\bigcirc)$	$\overline{}$		R/W.	
		00011	0	1	0	( / / ,	)	0 ((	)) @	0
		C02H	Always	Always	Data length			Full duplex	Sequential	Receive
			write "0"	write "1"	0: 8bit			allgnment	receive / /	UNIT
	High Speed				1: 16bit (			0:disable 1:enable	0:disable 1:enable	0:disable 1:enable
HSC0CT	Serial		CRC16_7_B0	CRCRX TX B0	CRCREST_B0	, The state of the		Teviable	DMAERFW0	
HSCUCT	Channel 0 control		011010_1_50	R/W	CITOTED				•	W
	register		0	0	0				0	0
			CRC select	CRC data	(CRC	$\lor$	(0)	//	Micro DMA	Micro DMA
		C03H	0:CRC7	0:Transmit				))	0: Disable	0: Disable
			1:CRC16	1:Receive	register			//	1: Enable	1: Enable
				< '	0:Reset 1:Release					
					Reset		\ \ \			
				14	V	7/	TENDO	REND0	RFW0	RFR0
				( )				F	<del>.</del>	
					/		<b>1</b>	0	1	0
							Transmitting	Receive Shift	Transmit	Receive
	11:1 0	C04H	( (				0: operation 1: no	register 0: no data	buffer 0:	buffer 0: no valid
	High Speed Serial				<	16	operation	1: exist data	untransmitted	data
HSC0ST	Channel 0				_				data exist 1: no	1: valid data exist
	status register					7/			untransmitted	GAIST
			$\langle \langle \rangle \rangle$						data	
	/					$\langle \rangle \sim$				
	_ <	C05H ~	$\rightarrow$		-	<i>l</i>		<u> </u>	<u> </u>	
						/		ļ	<u> </u>	
			CRCD007	CRCD006	CRCD005	CRCD004	CRCD003	CRCD002	CRCD001	CRCD000
	^ ^	C06H				·	R		7	
	High Speed	]	0	0	0	0	0	0	. 0	0
HSC0CR	Serial Channel 0			^	✓ CRC call	alculation res	ult load regis	ter [7:0]		
1100001	CRC		CRCD015	ĆRCD014	CRCD013	CRCD012	CRCD011	CRCD010	CRCD009	CRCD008
	register	C07L		( )	y		R		•	·
$\wedge$	(( ))	C07H	0	0	0	0	0	0	0	0
					CRC ca	lculation resu	ult load regist	er [15:8]		
	<del></del>	$- \gamma$		7.7			- 3.5.	,		

High Speed SIO (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	<u> </u>	7 (441000	<u> </u>	<u> </u>	<u> </u>		TENDIS0	RENDIS0	RFWIS0	RFRIS0
							12112100	R/		101100
							0	_ O	0	0
		00011					Read	Read	Read	Read
	High Speed	C08H					0:no interrupt	0:no interrupt	0:no interrupt	0:no interrupt
1100010	Serial Channel 0						1:interrupt	1:interrupt	1:interrupt	1:interrupt
HSC0IS	interrupt						Write	Write	Write 0: Don't care	Write
	status register						0: Don't care 1: clear	0: Don't care 1: clear	1: clear	0: Don't care 1: clear
							$\overline{}$			
		C09H					$\wedge$	// ( )		
		COSH								
							TENDWE0	RENDWE0	RFWWE0	RFRWE0
								/ ) R/	W	
	High Speed	00411					0	0	0	0
	Serial	C0AH				$\sim$ (	Clear HSC0IS	Clear HSC0IS	Clear	Clear HSC0IS
	Channel 0 interrupt						<tendis0></tendis0>	<rendis0></rendis0>	RFWIS0>	√ <rfris0></rfris0>
HSC0WE	status						0:disable 1:enable	0:disable 1:enable	Clear HSC0IS -RFWIS0> 0:disable 1:enable	0:disable 1:enable
	write enable					442/1	1.enable	1.enable	(.enable)	1.enable
	register					$-\sqrt{2}$	)	$\Diamond$ $\bigcirc$	2)/	
		C0BH					/		$\mathcal{C}/\mathcal{H}$	
					1 1					
					4		TENDIE0	RENDIEQ	RFWIE0	RFRIE0
					4(		(	R/		
		C0CH					0	/0/	0	0
	High Speed Serial	COCH				$\supset$	TENDØ /	REND0	RFW0	RFR0
HSC0IE	Channel 0				$^{4}($		interrupt 0:Disable	REND0 interrupt 0;Disable	interrupt 0:Disable	interrupt 0:Disable
HSCOLE	interupt enable				, , ,		1:Enable	1:Enable	1:Enable	1:Enable
	register			~~~	$\rightarrow$	$\rightarrow \leftarrow$	7			
		C0DH								
					/		TENDIR0	RENDIR0	RFWIR0	RFRIR0
								F	ζ	
			-	<del>-</del>			_	_	_	_
	High Speed	C0EH		$\stackrel{\checkmark}{\bigcirc}$			0 TENDO	0 DENDO	0	0
	High Speed Serial	C0EH			<		TEND0 interrupt	REND0 interrupt	RFW0 interrupt	RFR0 interrupt
HSCOIR	Serial Channel 0 interupt	C0EH			\ \		TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt	COEH					TEND0 interrupt	REND0 interrupt	RFW0 interrupt	RFR0 interrupt
HSC0IR	Serial Channel 0						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt	COFH					TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt		>				TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSC0IR	Serial Channel 0 interupt		>				TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt		>				TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none
HSCOIR	Serial Channel 0 interupt						TEND0 interrupt 0:none	REND0 interrupt 0:none	RFW0 interrupt 0:none	RFR0 interrupt 0:none

High Speed SIO (3/6)

	r ligit opcco	(0,0)	,							
			TXD007	TXD006	TXD005	TXD004	TXD003	TXD002	TXD001	TXD000
		04011				F	R/W			
	High Speed	C10H	0	0	0	0	0	0	0	0
HSC0TD	Serial Channel 0				Tra	ansmission o	data register	[7:0]		
посоть	transmission		TXD015	TXD014	TXD013	TXD012	TXD011	TXD010	TXD009	TXD008
	data register	04411					R	$\sim$		
		C11H	0	0	0	0	0	0	0	0
				d	Tra	nsmission d	ata register [	15:8]	) /	
			RXD007	RXD006	RXD005	RXD004	RXD003	RXD002	/ RXD001	RXD000
		04011					R /	$O/\Delta$		
	High Speed	C12H	0	0	0	0	Q \	<pre>( 0 )</pre>	0	0
HSC0RD	Serial Channel 0					Receive dat	a register [7:	0]		
HOCURD	receiving		RXD015	RXD014	RXD013	RXD012	RXD011	RXD010	RXD009	RXD008
	data register	04011					R	12		
		C13H	0	0	0	0	0	0	0	0
						Receive data	register [15	:81		
			TSD007	TSD006	TSD005	TSD004	TSD003	TSD002	T\$D001	STSD000
		0.441			-		R	/		
	High Speed	C14H	0	0	0	(0)	0	0	(0)	0
HSC0TS	Serial Channel 0				Tra	ansmit data	hift register	[7:0]		
HSCUIS	transmit data		TSD015	TSD014	TSD013	TSD012	/ TSD011	TSD010	JSD009)	TSD008
	shift register	04511			(/	$\sim$	R		901	
		C15H	0	0	0 / (	0	0	0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0
					Tra	nsmit data s	hift register [	15:81	<u> </u>	
			RSD007	RSD006	R\$D005	RSD004	RSD003	R8D002	RSD001	RSD000
							R			
	High Speed	C16H	0	0	(0)	М o	0 (	V 🔷 0	0	0
	Serial				Re	eceive data s	shift register		···	
HSC0RS	Channel 0 receive data		RSD015	RSD014	RSD013	RSD012	RSD011	RSD010	RSD009	RSD008
	shift register					·	R	<u> </u>		
		C17H	0	0	<u>\</u> 0	Q	0	0	0	0
				(( )	Re	ceive data s	hift register [	15:8]		
		•			1			•		

High Speed SIO (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				XEN1				CLKSEL12	CLKSEL11	CLKSEL10
				R/W					R/W	
				0				۸ 1	0	0
		C20H		SYSCK				Select baud r		
				0:disable				000:Reserved	d 100:fsys/16	
				1:enable				001;fsys/2	101:fsys/32	2
								010:fsys/4 011:fsys/8	110:fsys/64 111:Reser	
	High Speed Serial		LOOPBACK1	MSB1ST1	DOSTAT1		TCPOL1	RCPOL1	TDINV1	RDINV1
HSC1MD	Channel 1			R/W	200.7		TOTOLI	// R/		KDIIVI
	mode setting register		0	1 1	1		0	( 0 )	0	0
	9		LOOPBACK	Start bit for	HSSO1 pin		Synchrono	Synchrono	Invert data	Invert data
		C21H	test mode	transmit/rec	(no transmit)		us clock	us clock	During	During
		CZIH	0:disable	eive 0:LSB	0:fixed		edge	edge	transmittin	receiving
			1:enable	1:MSB	to "0" 1:fixed		during	during	g	0: disable
				_	to "1"	_	transmitting 0: fall	receiving 0: fall	0: disable 1: enable	1: enable
						((	1: rise	1: rise		
						(4)	$\langle \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$		MI	
			-	-	UNIT161			ALGNEN1/	RXWEN1	RXUEN1
				R/W		$(\bigcirc)$	$\overline{}$		R/W	
		C22H	0	1	0			0 ((	)) @	0
		CZZIT	Always	Always	Data length		/	Full duplex	Sequential)	Receive
			write "0"	write "1"	0: 8bit			alignment	receive 0:disable	UNIT
	High Speed				1: 16bit (			0:disable 1:enable	1:enable	0:disable 1:enable
HSC1CT	Serial Channel 1		CRC16_7_B1	CRCRX_TX_B1	CRCREST_B1				DMAERFW1	
1100101	control			R/W					•	W
	register		0	0	0			50	0	0
		COOL	CRC select	CRC data	CRC	V	(7)		Micro DMA	Micro DMA
		C23H	0:CRC7	0:Transmit	calculate		_ \ \ / /	))	O. Diaabla	0. Disable
			1:CRC16	1:Receive	register 0:Reset				0: Disable 1: Enable	0: Disable 1: Enable
					1:Release					
					Reset		\ \			
					T		TEND1	REND1	RFW1	RFR1
					)		\\/	F	₹	
				5	/		<b>√</b> 1	0	1	0
		00411					Transmitting	Receive shift	Transmit	Receive
	High Speed	C24H		))	,		0: operation 1: no	register 0: no data	buffer 0:	buffer 0: no valid
LICOACT	Serial				\ \ \	1521	operation	1: exist data	untransmitted data exist	data
HSC1ST	Channel 1 status		$(\bigcirc)$						1: no	1: valid data exist
	register		(			~ )			untransmitted data	
					+	~			uata	
	/	(/ )			+(7)					
	<	C25H _	$\overline{}$		$\leftarrow$	/		<u> </u>	<u> </u>	
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \				/ 				
			CRCD107	CRCD106	CRCD105	CRCD104	CRCD103	CRCD102	CRCD101	CRCD100
			CKCDIO	- ancure	CUCDIOS	<i>t</i>	R CRODIUS	CNOD 102	CNODIUI	CUCDIOO
	$\wedge$ $\wedge$	C26H	0	0	0	0	0	0		0
	High Speed Serial		U	<u> </u>					0	U
HSC1CR	Channel 1		0000115	ÓDODIII			ult load regis		0000100	0000100
	CRC register		CRCD115	ĆRCD114	CRCD113	CRCD112	CRCD111	CRCD110	CRCD109	CRCD108
	register	C27H		1	i -		R	i -	i -	I
			0	0	0	0	0	0	] 0	0
		^			CRC ca	lculation resu	ult load regist	er [15:8]		
		7/		1						

High Speed SIO (5/6)

	High Speed				T -			6		_
Symbol	Name	Address	7	6	5	4	3	2	1	0
							TENDIS1	RENDIS1	RFWIS1	RFRIS1
					ļ			R/	,	
					ļ		0	0	0	0
		C28H					Read 0:no interrupt	Read 0:no interrupt	Read 0:no interrupt	Read 0:no interrupt
	High Speed Serial						1:interrupt	1:interrupt	1:interrupt	1:interrupt
HSC1IS	Channel 1						Write	Write	Write	Write
	interrupt status register						0: Don't care	Write 0: Don't care	Write 0: Don't care 1: clear	0: Don't care
	l ogloto.						1: clear	1: clear	: /1: clear	1: clear
		C29H			<u> </u>			//		
					<u> </u>		$\rightarrow$			
							TENDWE1	ŘĘNDWE1	RFWWE1	RFRWE1
							TENDWET	) R/	·	KEKWEI
					<u> </u>		0		,	
	High Speed Serial	C2AH				(1		0 Clear	Clear	O Clear
	Serial Channel 1					~1	Clear HSC1IS	HSC1IS	Clear HSC1IS <rfwis1></rfwis1>	Clear HSC1IS
HSC1WE	interrupt						<tendis1></tendis1>	<rendis1></rendis1>	<rfwis1></rfwis1>	<rfris1> 0:Disable</rfris1>
	status write						0:Disable 1:Enable	0:Disable 1:Enable	0:Disable 1:Enable	1:Enable
	enable					14//		$\sim$		
		C2BH			<u> </u>	_ (`				
		OZDIT							$\subseteq (//$	
					$\overline{\mathcal{A}}$		TENDIE1	RENDIE1	✓ RFWIE1	RFRIE1
					2/		(	✓ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	W	,
	l	C2CH					0		0	0
	High Speed Serial	020				$\nearrow$	TEND1	REND1 interrupt 0;Disable	RFW1	RFR1
HSC1IE	Channel 1				4( \>		interupt 0:Disable	0;Disable	interupt 0:Disable	interrupt 0:Disable
1100112	interrupt enable						1:Enable	1:Enable	1:Enable	1:Enable
	register					$\rightarrow \rightarrow \leftarrow$				
		C2DH			<u> </u>					
		_			\ \					
					/		TENDIR1	RENDIR1	RFWIR1	RFRIR1
				- A				F	/	
	High Speed	C2EH			ļ,		0	0	0	0
	Serial				<u> </u>	167	TEND1 interrupt	REND1 interrupt	RFW1 interrupt	RFR1 interrupt
HSC1IR	Channel 1 interrupt				_		0:none	0:none	0:none	0:none
	request register		+ ( )			$\rightarrow \rightarrow$	1:generate	1:generate	1:generate	1:generate
	register		$\rightarrow$			\ \				
	/	C2FH)			<del>                                     </del>	<del></del>				
		\ / _	$\overline{}$		$\leftarrow$	/				
		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		_						
			✓							
	>,<	_			$\searrow$					
	~ \	$\smile$ )	1	$\rightarrow$						
		$\overline{}$		(						
^	(( ))									
	$\langle \langle \rangle \rangle$									
		$\langle \rangle$	((	//						
	7/	((	1/0	))						
		\	<u> </u>							
		4								

High Speed SIO (6/6)

	r ligi i Opcca	(,	,							
			TXD107	TXD106	TXD105	TXD104	TXD103	TXD102	TXD101	TXD100
		00011				F	R/W			
	High Speed	C30H	0	0	0	0	0	0	0	0
HSC1TD	Serial Channel 1				Tra	ansmission o	data register	[7:0]		
насти	transmission data		TXD115	TXD114	TXD113	TXD112	TXD111	TXD110	TXD109	TXD108
	register	00411					R			
		C31H	0	0	0	0	0	0	0	0
					Tra	nsmission d	ata register	[15:8]	) Y	
			RXD107	RXD106	RXD105	RXD104	RXD103	RXD102	/ RXD101	RXD100
		00011					R /	$O/\Delta$		
	High Speed	C32H	0	0	0	0	Q \	✓/ 0) )	0	0
HSC1RD	Serial Channel 1					Receive dat	a register [7:	0		
HSCIRD	Receive data		RXD115	RXD114	RXD113	RXD112	RXD111	RXD110	RXD109	RXD108
	register	00011					R \	) \rangle		
		C33H	0	0	0	0	0	0	0	0
						Receive data	register [15	:8]		
			TSD107	TSD106	TSD105	TSD104	TSD103	TSD102	T\$D101	STSD100
		00411					R		>//	~
	High Speed	C34H	0	0	0	(0)	0	0	0	0
HSC1TS	Serial Channel 1				Tra	ansmit data	shift register	[7:0]		
ПЗСТТЗ	transmit data shift		TSD115	TSD114	TSD113	TSD112	/ TSD111	TSD110		TSD108
	register	C35H					R		90/	
		C35H	0	0	0 / (	0	0	0	0	0
					Tra	nsmit data s	hift register	15:81	<u> </u>	
			RSD107	RSD106	RSD105	RSD104	RSD103	RSD102	RSD101	RSD100
						_	R			
	High Speed	C36H	0	0	(0)	Υ o	0 (	/ \	0	0
	Serial Channel 1				Re	eceive data s	shift register	[7:0]		
HSC1RS	receive		RSD115	RSD1/14	RSD113	RSD112	RSD111	ŔSD110	RSD109	RSD108
	data shift register						R	-5		
	3.2.2.	C37H	0	0	>0	(0)	0	0	0	0
				(( \	Re	ceive data s	hift register [	15:8]		
			•		1		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	•		

## (11)UART / Serial Channels (1/4)

Scribble	Symbol	Name	Address	7	6	5	4	3	2	1	0
SCORUP   Suffer   S	j	Serial		RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4/TB4	RB3 / TB3	RB2 / TB2	RB1 / TB1	RB0 / TB0
SCORC   Serial   Channel   O	SC0BUF					R (F	Receiving) / V	V (Transmiss	sion)	-	
Script   S			RMW)			·	Unde	efined			
Script   S				RB8	FVFN	PF	OFRR	PFRR	FERR	SCLKS	IOC
School   S											
SCOR							,		7/		•
SCOR   Channel 0   1201H   data bit8   0.Odd   1:Even   0.Disable   1:Enable   0.Verrun   Parity   Fráming   1:SCLK0   Input clock selection   0:Baud   Rate   Ra		Serial						1: Error	1		
Time	SC0CR		1201H	data bit8						1:SCLK0↓	
TB8   CTSE   RXE   WU   SM1   SM0   SC1   SC0					1:Even	:	Overrun	Parity (	Framing		
Scomodo   Serial Channel   Serial Chan						1:Enable			( ) )		
Serial Channel 0   Serial Channel 0   ROW   Serial Transfer data bit8   Serial Channel 0   ROW   Serial Transfer data bit8   Receive function control or register   1202H   1202H   Transfer data bit8   Receive function   Serial Transmission mode function   Serial Transmission mode function   Serial Transmission mode function   Or. Disable   Di								>/			
Serial Channel 0   No.											
Scriat   Channel 0   Transfer data bits   Channel 0   Transfer data bits   Handshake function control   Disable   1: Enable				TB8	CTSE	RXE	WU	\\$M1	) SM0	SC1	SC0
Scrial Channel 0							,R/	M			
SCOMODI   Channel 0   Mode 0   register   1202H   data bits   Induction control   Co		0.11		0	0	0	0 (			0	0
BROADD   Serial Channel O	SCOMODO	Channel 0	1202⊔								ssion clock
C: Disable 1: Enable 1:	SCONIODO		120211	data bit8						(UART) 00: TAOTRG	TMRA01)
Serial Channel 0   Serial Chan		register					-1 / - 7 - / - /			01: Baud Rate	e Generator
BROCR   Serial Channel 0 register   1203H   1203H   1204H					1: Enable	1. Enable	I.Lijasio				
Serial Channel 0   Baud Rate control register   1203H   1203											
Serial Channel 0 Baud Rate control register				-	BR0ADDE	BR0CK1	BROCKO	BR0S3	BR0S2	BR0S1	BR0S0
BROCR   Serial   Channel 0   Serial   Channel 0   Serial   Channel 0   Channel 0   R/W							\	W /		<b>/</b>	
BROCR   Channel 0 Baud Rate control register   1203H   Always write "0"   Always write "0"   Setting of the devided frequency   1:Enable   1:		Serial		0		1.					
Serial Channel O Hook of 1 register	DDOOD	Channel 0	400011					Set			ncy
Serial   1204H   1205H   1205H   1207H   120	BRUCK		120311	write "0"			ejection	(0)	/ 0 t	0 F	
Serial   Channel 0   Ksetup register   1204H   1205H   1205H   1205H   1207H		register						\\/	))		
Serial Channel 0   Serial Chan					7(						
Serial Channel 0   K setup register   1204H   1204H   1205H							//				
Schall   Channel 0   K setup register					$\nearrow \searrow$	$\triangleright$	1	BR0K3	BR0K2	BR0K1	BR0K0
SCOMOD1  Serial Channel 0 Mode 1 register  Serial Channel 0 IDLE2 O: Stop O: Half 1: Full PLSEL RXSEL TXEN RXEN SIROWD3 SIROWD2 SIROWD1 SIROWD0  Serial Channel 0 IDLE2 O: Half 1: Full PLSEL RXSEL TXEN RXEN SIROWD3 SIROWD2 SIROWD1 SIROWD0  Serial Channel 0 IDLE2 O: Half 1: Full PLSEL RXSEL TXEN RXEN SIROWD3 SIROWD2 SIROWD1 SIROWD0  Serial Channel 0 IDLE2 O: Half 1: Full PLSEL RXSEL TXEN RXEN SIROWD3 SIROWD2 SIROWD1 SIROWD0  Serial Channel 0 IDLE2 O: Half 1: Full PLSEL RXSEL TXEN RXEN SIROWD3 SIROWD2 SIROWD1 SIROWD0  Octoor TXEN Selection transmission pulse width 0: "H" pulse 0: disable 0: disable 1: enable 1: enable 1: enable 1: enable 1: enable Can be set: 1 to 14		Serial			(())	\			R/	W	<b>.</b>
SCOMOD1  Serial Channel 0 Mode 1 register  Serial Channel 0 IDE 2 0: Stop 0: Half 1: Operate 1: Full  PLSEL RXSEL TXEN RXEN SIR0WD3 SIR0WD2 SIR0WD1 SIR0WD0  Serial Channel 0 IDA CHAN CHAN CHAN CHAN CHAN CHAN CHAN CHA	BR0ADD		1204H				· ·				L
SCOMOD1  Serial Channel 0 Mode 1 register  SIROCR  Serial Channel 0 IDLE2 O: Stop O O O O O O O O O O O O O O O O O O O					7 _		$\wedge$	,			
Scomod1  Serial Channel 0 Mode 1 register    1205H   1				( (		_					
Scomod1  Serial Channel 0 Mode 1 register  R/W R/W  0 0 0  IDL E2 0: Stop 1: Operate 1: Full  PLSEL RXSEL TXEN RXEN SIR0WD3 SIR0WD2 SIR0WD1 SIR0WD0  R/W  Serial Channel 0 IDL E2 0: Stop 1: Full  PLSEL RXSEL TXEN RXEN SIR0WD3 SIR0WD2 SIR0WD1 SIR0WD0  R/W  Serial Channel 0 IDL E2 0: Stop 1: Full 0 0 0 0 0 0 0 0  R/W  Serial Channel 0 IDL E2 0: Half 1: Full 0 0 0 0 0 0 0 0  Select receiving operation operation operation pulse width for equal or more than 2x × (Value+1)+100ns Can be set: 1 to 14				1250	FMPX0					101	
SCOMOD1    Serial Channel 0   Mode 1   register     1205H     1205							1				
Mode 1 register    Mode 1 register   Mode 1   T205H	00014004		40001								
SIROCR Serial Channel 0 ItDA control register	SCOMODI		1205H	IDLE2		(0)					
SIROCR IDA control register		register	/ ) [			$ ( \vee / )$					
SIROCR    Serial Channel 0   1207H   1			\//	1: Operate			/				
SIROCR    Serial Channel 0   IDDA   Control register   1207H			/ <	PLSEL	RXSEL	TXEN	·		SIR0WD2	SIR0WD1	SIR0WD0
SIROCR Channel 0   1207H   120		Sorial		<b>&gt;</b>				·			i .
transmission pulse width operation pulse width operation	010-05	Channel 0								1	0
register    Deal logic l	SIR0CR		1207H								
0: 3/16 ( f: "L" pulse   1: enable   1: enable   Can be set: 1 to 14			$\Lambda$		0; "H" pulse	V					
1: 1/16 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					1: "L" pulse						
				1: 1/16				Cannot be s	et: U, 15		

UART / Serial Channels (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
•	Serial	1208H	RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4/TB4	RB3 / TB3	RB2 / TB2	RB1 / TB1	RB0 / TB0
SC1BUF	Channel 1 Buffer	(Prohibit			R (F	Receiving) / V	V (Transmiss	sion)		
	register	RMW)				Unde	efined	$\wedge$		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R	W	R (C	lear 0 by read		R/	W
			0	0	0	0	0	(0	0	0
	Serial		Receive	Parity	Parity		1: Error		ø:SCLK1 ↑	I/O interface
SC1CR	Channel 1 control	1209H	data bit8	0:Odd	addition	Overrun	Parity /	Framing	1:SCLK1↓	Input clock selection
	register			1:Even	0:Disable 1:Enable	Overruit	/ anty	/ vaining		0: Baud
					1:Enable					Rate Generator
										1:SCLK1
										input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
							W			1 -
	Serial		0	0	0	0 ((	0	0	0	0
SC1MOD0	Channel 1	120AH	Transfer data bit8	Handshake function	Receive	Wake-up	Serial transm 00: I/O Inter		Serial transmi (UART)	ission clock
001020	Mode 0 register	120/11	data bito	control	control 0: Disable	function 0:Disable	01: 7bit UAF	( )	00: TAOTRG	(TMRA01)
	Ü			0: Disable	1: Enable	1:Enable	10: 8bit UAF	RT Mode	01. Baud Rate	
				1: Enable			11: 9bit UA	R) Mode	10: Internal cl 11: External c	
									(SCLK1 ir	nput)
			-	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
							W /		V .	
	Serial		0	0	0 Baud Rate G	0	0 \	<u>(</u> 0)	0	0
BR1CR	Channel 1 Baud Rate	120BH	Always write "0"	(16-K)/16 division	Input clock s	enerator election	Set		evided freque o F	ency
	control		Wille 0	0:Disable	00: φ <b>T</b> 0	<b>V</b>	((//	$\langle \rangle$	01	
	register			1:Enable	01: φ T2		\ \ <u>`</u> \	<i>)</i>		
				4	10:⊅₹8					
					11: <b>φ</b> T32				2	
				$\nearrow \nearrow$		77	BR1K3	BR1K2	BR1K1	BR1K0
	Serial			<del>                                     </del>			$\sim \sim$		W	1
BR1ADD	Channel 1 K setup	120CH					)ø	0 Sata fragues	0 cy divisor "K	<u> </u>
	register			$\wedge$					N+(16-K)/16)	
					_				to F	'
			J2S1	FØPX1		VAT				
	Serial		/ R/W 🔨	R/W						
SC1MOD1	Channel 1	120DH	$(\sqrt{6})$	0		$\rightarrow$				
	Mode 1 register		DLE2	I/O interface mode	$ (\Omega/\langle$					
		( ) _	0: Stop 1: Operate	0: Half		1)				
			1. Operate	1: Full		Y				
					7/					
			>	//	/					
	$\wedge$ $\wedge$									
	>~<				$\rightarrow$					
		$\bigcirc$	/	>						
			$\wedge$							
	//									
$\wedge$	(( ))		`	\ \						
	()									
		$\langle \rangle$								

UART / Serial Channels (3/4)

					r					
Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1210H	RB7 / TB7	RB6/TB6	RB5 / TB5	•		RB2 / TB2	RB1 / TB1	RB0 / TB0
SC2BUF	Channel 2 Buffer	(Prohibit			R (F	Receiving) / V	V (Transmiss	ion)		
	register	RMW)				Unde	efined	^		
								-		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R.	W	R (C	lear 0 by rea	ding)	R/	W
			0	0	0	0	0	(0)	<b>0</b>	0
	Serial		Received	Parity	Parity		1: Error		Ø:SCLK2↑	I/O interface
SC2CR	Channel 2 control	1211H	data bit8	0:Odd	addition				1:SCLK2↓	Input clock selection
	register			1:Even	0:Disable	Overrun	Parity (	Framing		0: Baud
					1:Enable		</td <td>(/ ))</td> <td></td> <td>Rate</td>	(/ ))		Rate
							7//			Generator
										1:SCLK2
			TDO	OTOE	DVE	14/11	0044	IN CMC	004	input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
				2			W			
			0	0	0	0 ((	70	0	(0)	0
	Serial Channel 2		Transfer	Handshake	Receive	Wake-up	Serial transm	ission mode	Serial transmi	ssion clock
SC2MOD0	Mode 0	1212H	data bit8	function	control	function	00: I/O Inter		(UART)	
	register			control	0: Disable	0/Disable /	01:∕7bit UAI	( 1 WIOGO/	00: TA0TRG (	IMRA01)
				0: Disable	1: Enable	1:Enable	10: 8bit UAI	ZI WOUG (	10; Internal cl	
				1: Enable			/11: 9bit UA	RT Mode	11: External c	lock
									(SCLK2 ir	put)
			-	BR2ADDE	BR2CK1	BR2CK0	BR2S3	BR2S2	BR2\$1	BR2S0
						\ R/	W /		V	
			0	0	<0	>0	0 1		0	0
	Serial Channel 2		Always	(16-K)/16	Baud Rate G	· / ·			evided freque	
BR2CR	Baud Rate	1213H	write "0"	division	Input clock s				o F	i i Oy
	control			0:Disable	00: \$\psi \tag{70}	~	((//		0.	
	register			1:Enable	01; φ T2		\ \ \ \	))		
				7(	10:∮√8					
					11: φ T32					
				$\sim$			BR2K3	BR2K2	BR2K1	BR2K0
					V		DIVARD :		W DIVERT	DIVZIVO
	Serial			++-)						
BR2ADD	Channel 2 K setup	1214H					, Ø	0	0	0
	register					$\wedge$			cy divisor "K"	
			( (						N+(16-K)/16)	
			1000	FRENC					to F	
			12S2	FØPX2						
	Serial		/ R/W 🔨	R/W		44				
SC2MOD1	Channel 2	1215H	$(\bigvee_{i} 0)$	0		$\rightarrow$				
00202	Mode 1 register		IDLE2	I/O interface mode	$ (\Omega I) $					
	/	/ ) L	0: Stop	0: Half	$  ( \vee / )  $	)				
		///	1: Operate	1: Full		V				
		/,/		_					•	
					_/ /					
			>							
	^ ^									
	\ \	. 1	/		$\checkmark$					
	· \		(	(						
			$\sim$	(						
$\wedge$	(( ))									
\		$\wedge$		/ / ,						
	_//	( (	_ / /	) )						
/										
		2/								
		~								
	< 7		$\vee$							

UART / Serial Channels (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
•	Serial	1218H	RB7 / TB7	RB6 / TB6	RB5 / TB5	RB4/TB4	RB3 / TB3	RB2 / TB2	RB1 / TB1	RB0 / TB0
SC3BUF	Channel 3 Buffer	1∠18⊓ (Prohibit			R (F	Receiving) / V	V (Transmiss	sion)		
	register	RMW)				Unde	efined	^		
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		/W		lear 0 by rea			W
			0	0	0	0	0	1 0	0	0
	Serial		Received	Parity	Parity		1: Error		Ø:SCLK3↑	I/O interface
SC3CR	Channel 3 control	1219H	data bit8	0:Odd	addition	ļ <u>.</u>			1:SCLK3↓	input clock selection
	register			1:Even	0:Disable	Overrun	Parity (	Framing		0: Baud
					1:Enable			(C)		Rate
							>\			Generator 1:SCLK3
										input
			TB8	CTSE	RXE	WU	SM1	) SM0	SC1	SC0
						,R/	M			
			0	0	0	0 ~ (	/0/	0	(0)	0
00014000	Serial Channel 3	404411	Transfer	Handshake	Receive	Wake-up	Serial transm		Serial transm	ssion clock
SC3MOD0	Mode 0	121AH	data bit8	function control	control	function	00: I/O Inte	( /	(UART) 00: TAOTRG	(TMP \( \O 1 \)
	register			0: Disable	0: Disable	0.Disable	01:/7bit UA 10: 8bit UA	Tri Wiodo,	01. Baud Rate	e Generator
				1: Enable	1: Enable	1:Enable	11: 9bit UA	IXI IVIOUG (	10; Internal cl	ock fsys
							, os o		11; External o	
			-	BR3ADDE	BR3CK1	BR3CK0	BR3S3	BR3S2	BR3S1	BR3S0
							W /		7	
	Serial		0	0	0	>0	0		0	0
	Channel 3		Always	(16-K)/16	Baud Rate C	enerator	Set	ting of the de	evided freque	ncy
BR3CR	Baud Rate control	121BH	write "0"	division	Input clock s	election	$(\alpha)$	) 0 t	o F	
	register			0:Disable	00: φT0 01: φT2			))		
				1:Enable	10: \$\phi \forall 8			//		
					11: φ T32					
					<b>\</b>		BR3K3	BR3K2	BR3K1	BR3K0
	Carial						7/		W	
BR3ADD	Serial Channel 3	121CH					Vø -	0	0	0
BKSADD	K setup Register	121011		7		^		Sets frequen	cy divisor "K	a
	register			$\land$				(Divided by I		
				))				11	to F	_
			I2S3	FØPX3						
	Serial		(R/W	R/W		4				
SC3MOD1	Channel 3 Mode 1	121DH	\\ <u>\</u> \_(0 ))	0		$\rightarrow$				
	register		IDLE2 0: Stop	I/O interface mode	((7/<	<b>\</b>				
		/ / _	1: Operate	0: Half	$  ( \vee \langle )  $	)				
		$\overline{}$	T. Operato	1: Full		<i>Y</i>				
					7/					
			>							
	$\wedge \wedge$									
	> <				$\rightarrow$					
		$\mathcal{O}$	/	>						
			$\sim$							
^										
/		$\rightarrow$		1)						
	7/	((	>//	) )						
		4								
\	$\rightarrow$									

## (12) I<sup>2</sup>CBUS/Serial Channel(1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
5,			BC2	BC1	BC0	ACK		SCK2	SCK1	SCK0/
			502	i	500					SWRMON
		1240H	<u> </u>	W 0	0	R/W			N O	R/W
		(no RMW)	0 Number of	_	0	O Acknowledge		Cotting of th	0	0 "n"
		I <sup>2</sup> C mode	000:8 001	transfer bits I:1 010:2	011.2	mode			ne divide valu 1:6 010:7	e "n" 011:8
					111:7	0:Disable			1:10 110:7 1:10 110:11	
SBI0CR1	SBI0 control		100.1	.0 110.0		1:Enable		111 Reserv		
SBIOCKT	register 1		SIOS	SIOINH	SIOM1	SIOM0		//SCK2	SCK1	SCK0
	Ü				W		11/	-	N	W
		1240H (no RMW)	0	0	0	0		0	0	0
		SIO	Transfer	Transfer	Transfer mo	de		Setting of th	e divide valu	e "n"
		mode	0:Stop	0:Continue	00:8bit trans	mit			:5 010:6 0	
			1:Start	1:Abort	10:8bit ransr	mit/receive /		100:8 101		
			<u> </u>		11:8bit recei	ve (		111:externa	I clock SCK0	
	SBI0	1241H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SBI0DBR	Buffer	(no RMW)			R		V(Transmission	on) ()	> / /	
	register	,/				/ Une				
			SA6	SA5	SA4	\\$A3 )	) SA2 (	SA1	)) SA0	ALS
						$\sim \sim$	Ń	× / /	(//)	
IOCOAD	I2CBUS0 address	1242H	0	0	0 (/	/0	0	8/	700/	0
I2C0AR	register	(no RMW)					,		$\rightarrow$	address
	. og.o.o.				Sett	ing Slave add	dress		*	recognition 0:Enable
						$\overline{}$	\			1:Disable
<del>                                     </del>			MST	TRX	(BB	) PIN	SBIM1	SBIMO	SWRST1	SWRST0
			IVIOT	1100			N (//	OBINIO	OWNOTT	OWNOTO
		40.401.1	0	0 (	0	1	0<	// 0	0	0
		1243H (no RMW)	0:Slave	0:Receive	Start/stop	INTSBIO	Operation mo		_	set generate
		I <sup>2</sup> C mode		1:Transmit	generation	interrupt	00:Port mod			nd "01", then
					0:Stop	0:Request	10: SIO mod			reset signal
	SBI0				1:Start	1:Cancel	01: I <sup>2</sup> C mode		is generated	d.
SBI0CR2	control						11. Reserved	001140		
	register 2			$\supset \sim$			SBIM1	SBIM0	-	- W
		40.401.1	+							1 ////
		1243H					V		W	
							0	0	0	0
		(no RMW) SIO			_		0 Operation mo	0 de selection	0 Always write	0 Always write
		(no RMW)		<u>)</u> )			0 Operation mo 00:Port mod	0 de selection le	0	0
		(no RMW) SIO					Operation mo 00:Port mod 10:SIO mode	0 de selection le	0 Always write	0 Always write
		(no RMW) SIO					0 Operation mo 00:Port mod	0 de selection le	0 Always write	0 Always write
		(no RMW) SIO	MSJ	TRX	BB	PIN	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode	0 de selection le	0 Always write	0 Always write
	<	(no RMW) SIO	MSJ	TRX	BB	7	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved	0 de selection le	0 Always write "0"	0 Always write "0"
		(no RMW) SIO mode	MSJ 0	TRX	BB	7	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved	0 de selection le	0 Always write "0"	0 Always write "0"
	<	(no RMW) SIO mode	0 0:Slave			/	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved AL	de selection le	0 Always write "0"	0 Always write "0"
		(no RMW) SIO mode	0 0:Slave	0	0 Bus status	1	0 Operation mo 00:Port mod 10:SIO mode 01:IC mode 11:Reserved AL R 0 Arbitration	0 de selection e d AAS 0 Slave address	0 Always write "0" AD0	O Always write "0"  LRB  O Last receive bit monitor
		(no RMW) SIO mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved AL R 0 Arbitration lost detection	0 de selection e d AAS  O Slave address match	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
	SBIO	(no RMW) SIO mode	0 0:Slave	0 0:Receive	Bus status monitor	1 INTSBI0 interrupt	0 Operation mo 00:Port mod 10:SIO mode 01:IC mode 11:Reserved AL R 0 Arbitration	0 de selection e  AAS  0 Slave address match detection monitor	0 Always write "0"  AD0  0 General call	O Always write "0"  LRB  O Last receive bit monitor
SBIOSR	Status	(no RMW) SIO mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I*C mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect	0 de selection e  AAS  0 Slave address match detection monitor 1:Detect	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR		(no RMW) SIO mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:IC mode 11:Reserver AL R 0 Arbitration lost detection monitor 1:Detect SIOF	0 de selection e  AAS  0 Slave address match detection monitor 1:Detect SEF	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR	Status	(no RMW) SIO mode 1243H (no RMW) I <sup>2</sup> C mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I*C mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect SIOF	0 de selection e  AAS  0 Slave address match detection monitor 1:Detect SEF	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR	Status	(no RMW) SIO mode 1243H (no RMW) I <sup>2</sup> C mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:IC mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect SIOF 0	0 de selection e  AAS  0 Slave address match detection monitor 1:Detect SEF	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR	Status	(no RMW) SIO mode 1243H (no RMW) I <sup>2</sup> C mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect SIOF 0 Transfer	0 de selection e  AAS  O Slave address match detection monitor 1:Detect SEF  O Shift status	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR	Status	(no RMW) SIO mode 1243H (no RMW) I <sup>2</sup> C mode	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect SIOF 0 Transfer status	0 de selection e  AAS  O Slave address match detection monitor 1:Detect SEF C Shift status 0:Stopped	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"
SBIOSR	Status	(no RMW) SIO mode 1243H (no RMW) I <sup>2</sup> C mode 1243H (no RMW) SIQ	0 0:Slave	0 0:Receive	Bus status monitor 0:Free	1 INTSBI0 interrupt 0:request	0 Operation mo 00:Port mod 10:SIO mode 01:I <sup>2</sup> C mode 11:Reserved AL R 0 Arbitration lost detection monitor 1:Detect SIOF 0 Transfer	0 de selection e  AAS  O Slave address match detection monitor 1:Detect SEF  O Shift status	O Always write "0"  AD0  O General call detection	0 Always write "0"  LRB  0 Last receive bit monitor 0: "0"

I<sup>2</sup>CBUS/Serial Channel(2/4)

SBI0BR0   SBI0   Baud rate register 0   1244H     -	SBI0   Baud rate register 0   1244H     -	SBI0   SBI0   Baud rate register 0   1244H     -	SBI0   Baud rate register 0   1244H     -	Symbol	Name	Address	7	6	5	4	3	2	1	0
SBI0BR0   SBI0   Baud rate register 0   1244H     -   0	SBI0   Baud rate register 0   1244H     -   0	SBI0   SBI0   Baud rate register 0   1244H	SBI0   Baud rate register 0   1244H				-	I2SBI0						
SBI0BR0   SBI0   Baud rate register 0   1244H     -   0	SBI0   Baud rate register 0   1244H     -   0	SBI0   Baud rate register 0   1244H     -   0	SBI0					R/W						
Always   IDLE2   O:Abort   1:Operate     P4EN   -   R/W   W   O   O   O   O   O   O   O   O	SBIO   Baud rate register 1   T244H   Always write "0"   IDLE2   0:Abort   1:Operate     P4EN   -     R/W   W	BIOBRO Badd rate register 0	BIOBR1 Baud rate register 1  SBI0 Baud rate register 1	CDIADDA	SBI0	104411	-	0						
SBI0   SBI0   Baud rate register 1   1245H   Clock   Always   Control write "0"   Clock   Write "0"   Clock   Control write "0"   Clock   Co	SBI0   SBI0   Baud rate register 1   1245H   Clock   Control write "0"   Write "0"   Clock   Control write "0"   Write "0"   Clock   Control write "0"   Clock   Clock   Control write "0"   Clock   Clo	SBI0BR1 SBI0 Baud rate register 1 1245H Clock Always control write "0" 0:Abort 1:Operate   P4EN - R/W W   0 0 0 Clock Always control write "0"   R/W   W   Control write "0"   R/W   Control write "0"	SBI0   Baud rate register 1   1245H   SBI0   Clock   Always   Control   Write "0"   U:Abort   1:Operate   P4EN   -	SBIOBRO	Baud rate	1244H	Always	IDLE2						
1:Operate     1:Operate       1:Operate     1:Operate     1:Operate     1:Operate     1:Operate     1:Operate     1:Operate	1:Operate     1:Operate	1:Operate	1:Operate		register o		write "0"	0:Abort				((		
SBI0BR1 SBI0 Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"	SBI0   SBI0   Baud rate register 1   1245H     Took   To	SBI0BR1 SBI0 Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"	BIOBR1 SBIO Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"					1:Operate					1)~	
SBI0BR1 SBI0 Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"	BIOBR1 SBIO Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"	SBI0BR1 SBI0 Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"	BIOBR1 SBIO Baud rate register 1 1245H R/W W 0 0 0 Clock Always control write "0"				P4FN	_						
SBI0BR1 SBI0 Baud rate register 1 1245H Clock Always control write "0"	BIOBR1 SBIO Baud rate register 1 1245H	SBI0BR1 SBI0 Baud rate register 1 1245H 0 0 0 Clock Always control write "0"	BIOBR1 SBI0 Baud rate register 1 1245H 0 0 0 Clock Always control write "0"				R/W				~ T	// (\)		
SBI0BR1 Baud rate register 1 1245H Clock Always control write "0"	BIOBR1 Baud rate register 1 1245H Clock Always control write "0"	BIOBR1 Baud rate register 1 1245H Clock Always control write "0"	BIOBR1 Baud rate register 1 1245H Clock Always control write "0"		SBIO						() ()			
				SBI0BR1	Baud rate	1245H	Clock	Always						
0:Stop 1:Operate	0:Stop 1:Operate	0:Stop 1:Operate	0:Stop 1:Operate		register 1		control	write "0"						
1:Operate	1:Operate	1:Operate	1:Operate				0:Stop					Y		
							1:Operate			_	$\overline{}$	/		
										~((				
										(1)			41 /	>
												()	>//	
										$(\Omega)$	\ \			
										$(\vee/)$	)	5 11	))	
										$\sim$		× / /	(U/)	
									(/	$\overline{}$			40/	
									(					
									7					
									7					
										/ )			$\overline{}$	
													\ _	
										. \/		/ ~/ \	>	
												/ ~/ \	. 7	
									/ ~ `		1	· / ~ \	✓	
											/		~	
									~ ( )		- (			
									$\sim$ (		(			
									< '\	<u> </u>	\	$\sim$		
										<u> </u>	,			
												/-/		
												$\sim$		
										$\supset$		$\rightarrow$		
										$\supset$	(7/			
								(-		>		))		
										\( \)				
							(							
							((							
					/									
					(									
					<									
					<									
					<									
					<									
					<									
					<									
					<									

## I<sup>2</sup>CBUS/Serial Channel(3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	ranic	Addicas							SCK1	SCK0/
			BC2	BC1	BC0	ACK		SCK2		SWRMON
		1248H		W		R/W			N	R/W
		(no RMW)	0	0	0	0		0	0	0
		l <sup>2</sup> C mode		transfer bits	044.2	Acknowledge mode			e divide valu	e "n" 011:8
			000:8 001 100:4 101		011:3 111:7	0:Disable			1:6 010:7 1:10 110:11	
SBI1CR1	SBI1 control		100.4 10	1.0 110.0	111.7	1:Enable		111:Reserv		
OBITORT	register 1		SIOS	SIOINH	SIOM1	SIOM0		/SCK2	SCK1	SCK0
		404011			W	•		$\bigcirc$ / $\backslash$	Ň	W
		1248H (no RMW)	0	0	0	0		0	0	0
		SIO	Transfer	Transfer	Transfer mo	de		Setting of th	e divide valu	e "n"
		mode	0:Stop	0:Continue	00:8bit trans				:5 010:6 0	11:7
			1:Start	1:Abort	10:8bit ransr			100:8 101		
				DD0/TD0	11:8bit recei		220270		I clock SCK1	
CDIADDD	SBI0	1249H	RB7/TB7	RB6/TB6	RB5/TB5	RB4/TB4	RB3/TB3	RB2/TB2	RB1/TB1	RB0/TB0
SBI1DBR	Buffer register	(no RMW)			R		V(Transmissi	on)		
	109.010.		212		1 011		define	(	1) 212	
			SA6	SA5	SA4	SA3	SA2	SA1	) SAO	ALS
	I2CBUS1		^				W		$\langle 0 \rangle$	
I2C1AR	address	124AH	0	0	0 (	10	0	0	700/	0 Address
	register	(no RMW)					. /		>	recognition
					(Sett	ing Slave ad	dress			0:Enable
										1:Disable
			MST	TRX	BB	PIN	SBIM	ŚBIM0	SWRST1	SWRST0
		124BH (no RMW)			7( )		w ((//			
			0	0 (	0	1	0	// 0	0	0
			0:Slave	0:Receive	Start/stop	INTSBIT	Operation mo			set generate
		I <sup>2</sup> C mode	1:Master	1:Transmit	generation 0:Stop	interrupt 0:Request	10: SIO mod			nd "01", then reset signal
					1:Start	1:Cancel	01: I <sup>2</sup> Omode	.0	is generated	•
SBI1CR2	SBI1 control						11: Reserved		9	
SBITCKZ	register 2						SBIM1	SBIM0	-	-
	Ü			~ ^			V	V	W	W
		124BH		))	/		0	0	0	0
		(no RMW) SIO				(1-7)	Operation mo		Always write	Always write
		mode	$(O/\wedge$				00:Port mod		"0"	"O"
			$(\vee/)$			$\rightarrow$	10:SIO mode 01:I <sup>2</sup> C mode			
				f.	$I(\Omega)$		11:Reserve	d		
	/	( ) !	MST	TRX	BB/	PIN	AL	AAS	AD0	LRB
							R			
		1200	0	0	0	1	0	0	0	0
		124BH (no RMW)	0:Slave	0:Receive	Bus status	INTSBI1	Arbitration	Slave	General	Last receive
	^ ^	I <sup>2</sup> C mode	1:Master	1:transmit	monitor	interrupt	lost	address	call	bit monitor
					0:Free	0:request	monitor	detection	detection	0: "0" 1: "1"
001:55	SBI1	N			1:Busy	1:Cancel	1:Detect	monitor	1:Detect	
SBI1SR	Status register	$\mathcal{L}$	_ ^	+			CIOE	1:Detect		
I I	/ ICGISTOI	I					SIOF	SEF R	$\vdash$	
						1		7	i contract of the contract of	
	$((\ ))$	124BH								
		(no RMW)			<u> </u>		0	0		
		(no RMW) SIQ			H H H H H H H H H H H H H H H H H H H					
		(no RMW)	7				0 Transfer status 0:Stopped	0 Shift status 0:Stopped 1:In		
		(no RMW) SIQ	2				0 Transfer status	0 Shift status 0:Stopped		

Symbol	Name	Addrage	7	6	5	4	3	2	1	0
Зуппоог	Name	Address		I2SBI1			$\sim$		<del></del>	
			-				$\overline{}$	+	+	+
	SBI1			R/W					+	-
SBI1BR0	Baud rate	124CH	-	0				+		1
	Baud rate register 0		Always write "0"	IDLE2					$\mathcal{A}$	
	_		write "0"	0:Abort					12	
				1:Operate					1)	
			P4EN	-						
			R/W	W		_	^	$1/\sqrt{\Lambda}$	_	
	0014						(	$\vee/$		-
SBI1BR1	SBI1 Baud rate register 1	124DH	0	0						
SBITBICT	register 1	124011	Clock	Always write "0"						
			control	write "0"			((	15		
			0:Stop 1:Operate					丿)~		
			1:Operate					/		
						$\lambda$ (				
						<,/			41	$\supset$
								(	>//	
						$(\bigcap)$				
						((// \		~ ((	)) ~	
						(°)	/	V . C	$2// \cap$	
							•		$\mathbb{C}(I)$	
					( (					
								1//-	$\checkmark$	
						,		I(	~	
					MI			(		
						~				
								- , //		
				(		$\Rightarrow$	$\bigcirc$	7		
						$\Rightarrow$		7		
						>				
			(							
			((							
	/									
	<									
	<									
	<									
	<									
	<									
	\ \ \									
		Q								

## (13) AD converter (1/3)

	Address	7	6	5	4	3	2	1	0
		EOCF	ADBF	-	-	ITM0	REPEAT	SCAN	ADS
		F	₹	R/	W		R	W	
		0	0	0	0	0	0	0	0
AD Mode control register 0	12B8H	AD conversion end flag 0: Conversion in progress 1: Conversion complete	stopped 1:Conversion in progress	·		repeat mode 0:Every conversion 1:Every fourth conversion	0: Single conversion 1: Repeat conversion mode	channel fixed mode 1:Conversion channel scan mode	AD conversion start 0:Don't care 1:Start conversion Always 0 when read.
				-	- /	ADCH3			ADCH0
		0	0	0	0~/	0>	0	\( ( 0 \)	0
AD Mode control register 1	12B9H	VREF application n control 0: OFF 1: ON	DLE2 ): Stop 1: Operate	Always write		fixed / 0000: AN0 / 0001: AN1 / 0010: AN2 / 0011: AN3 / 0100: AN4 / 0101: AN5 / 0111: AN7 / 1000: AN8 / 1001: AN9 / 1010: AN10 / 1011: AN11 / 1011: AN11 /	scanned AN0 AN0—AN1 AN0—AN1- AN0—AN1- AN0—AN1- AN4—AN5- AN0—AN1- AN4—AN5- AN0—AN1- AN4—AN5- AN0—AN1- AN4—AN5- AN8—AN9- AN0—AN1- AN4—AN5-	AN2 AN2 AN3 AN2 AN3 AN2 AN3  AN2 AN3  AN2 AN3  AN6 AN7 AN6 AN7  AN6 AN7	
/	/ ) [			( // {	-	-	-	<u> </u>	ADTRGE
	//	7							R/W
AD Mode control register 2	12BAH	Always write "0"	0 Always write "0"	Always write "0"	0 Always write "0"	0 Always write "0"	0 Always write "0"	0 Always write "0"	AD conversion trigger start control 0: disable 1: enable
	AD Mode control register 1	AD Mode control register 1 12B9H  AD Mode control register 1 12B9H	AD Mode control register 0  AD Mode control register 1  12B8H  12B9H  12B9H  AD Mode control register 1  AD Mode control 12B9H  12B9H  12B9H  AD Mode control 12B9H  12B9H	AD Mode control register 0  AD Mode control register 1  AD Mode re	AD Mode control register 0  AD Mode control register 0  AD Mode control register 1  AD Mode control register 1  R R R/  0 0 0 0  AD conversion conversion busy flag 0: Conversion in progress 1: Convers	AD Mode control register 0   12B8H   12B8H	AD Mode control register 0  AD Mode control register 0  AD Mode control register 1  AD Mode control register 2  AD Mode control register 3  AD Mode control register 4  AD Mode control register 3  AD Mode control register 4  AD Mode control register 6  AD Mode control register 9  AD Mode register 9  AD	AD Mode control register 0   12B8H   12B8H	AD Mode control register 1   12B8H   AD Mode control   12B8H   AD Mode control register 1   12B8H   AD Mode control   12B8H   AD Mode   AD Mode control   12B8H   AD

## AD converter (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0				
			ADR01	ADR00						ADR0RF				
ADREG0L	AD Result register 0 Low	12A0H	F	}						R				
	regioner e zem		Unde	fined						0				
			ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02				
ADREG0H	AD Result register 0 High	12A1H				F	२							
			Undefined											
			ADR11	ADR10						ADR1RF				
ADREG1L	AD Result register 1 Low	12A2H	F	₹						R				
			Unde	fined			$\wedge$ ((	// {\		0				
			ADR19	ADR18	ADR17	ADR16	ADR15	ADR/14	ADR13	ADR12				
ADREG1H	AD Result register 1 High	12A3H		R										
						Unde	efined							
			ADR21	ADR20			1			ADR2RF				
ADREG2L	AD Result register 2 Low	12A4H	F	3						R				
	0		Unde	fined						0				
	400		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22				
ADREG2H	AD Result register 2 High	12A5H					8		> \\					
	3	nigri				Undê	fined							
	AD Result register 3 Low		ADR31	ADR30		7		7		ADR3RF				
ADREG3L			F	₹			1		(0/)/	R				
			Unde	fined					70/	0				
	AD Result register 3 High	12A7H	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32				
ADREG3H				R										
						Unde	efined							
	AD Doorth		ADR41	ADR40 /						ADR4RF				
ADREG4L	AD Result register 4 Low		F	3						R				
	.5		Unde	fined (			\ \'\	<i>71</i>		0				
	AD Result		ADR49	ADR48	ADR47	ADR46	ADR45	ADR44	ADR43	ADR42				
ADREG4H	register 4 High	12A9H	R											
	register 4 riigir				$\searrow$	Unde	efined )							
	AD Result		ADR51	(ADR50)						ADR5RF				
ADREG5L	register 5 Low		F	? ( )						R				
	. Sglotor o Low		Unde	fined		$\wedge$	· ·			0				
	AD Result		ADR59	ADR58	ADR57	ADR56	ADR55	ADR54	ADR53	ADR52				
ADREG5H	register 5 High	12ABH		R										
						Unde	efined		_					
	AD Result		(ADR61	7101100		77				ADR6RF				
ADREG6L	register 6 Low	12ACH	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			$\sim$				R				
	/		Unde	_	$((// \le$	<b>\</b>				0				
	AD Result	4.2	ADR69	ADR68	ADR67	ADR66	ADR65	ADR64	ADR63	ADR62				
ADREG6H	register 6 High	12ADH	~			F	₹							
						Unde	efined	_		<del>,</del>				
	AD Result		ADR71	ADR70	$\rightarrow$					ADR7RF				
ADREG7L	register 7 Low	12AEH	F	3 //						R				
	~//		Unde	fined						0				
	AD Result	$\Lambda$	ADR79	ADR78	ADR77	ADR76	ADR75	ADR74	ADR73	ADR72				
ADREG7H	register 7 High	12/AFH	. (	(		F	₹							

## AD converter (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			ADR81	ADR80						ADR8RF
ADREG8L	AD Result register 8 Low	12B0H	F	₹						R
			Unde	fined						0
	AD Result register 8 High	Ì	ADR89	ADR88	ADR87	ADR86	ADR85	ADR84	ADR83	ADR82
ADREG8H		12B1H		,			3			,
						Unde	efined		) \	
			ADR91	ADR90			$\sim$			ADR9RF
	AD Result register 9 Low	12B2H	F	₹			_ ((	$//\wedge$		R
			Unde	fined						0
			ADR99	ADR98	ADR97	ADR96	ADR95	ADR94	ADR93	ADR92
ADREG9H	AD Result register 9 High	12B3H				!	२ ( ( )	>		
						Unde	efined	)		
		12B4H	ADRA1	ADRA0		$\mathcal{A}$				ADRARF
ADREGAL	AD Result register A Low		R			M				R
			Unde	fined				^		0
			ADRA9	ADRA8	ADRA7	ADRA6	ADRA5	ADRA4	ADRA3	ADRA2
ADREGAH	AD Result register A High	12B5H					3	< ((		
						Unde	efined		1//	
			ADRB1	ADRB0	4	1//		1	764	ADRBRF
ADREGBL	AD Result register B Low	12B6H	F	₹			,			R
	. og.o.o. D Low	1	Unde	fined	$\mathcal{A}$		(			0
			ADRB9	ADRB8	ADRB7	ADRB6	ADRB5	ADRB4	ADRB3	ADRB2
ADREGBH	AD Result register B High	12B7H				>	3	>, <del></del>		
	]				1( />	Unde	efined ///			
					\ \ \ '			<i>//</i>		

### (14) DA converter

Symbol	Name	Address	7	6	5	4	3	2	1	0
			DAC07	DAC06	DAC05	DAC04	DAC03	/DAC02	DAC01	DAC00
DACODEO	DA 0	405011				R	W			
DAC0REG	register	12E0H	0	0	0	0	0	Ò	0	0
			-	-	-	_		A	<del></del>	VALID
				R	W					W
	D4.0		0	0	0	0	\ ((	// 🐧		0
	DA 0 control register 1	12E1H	Always write "0"	Always write "0"	Always write "0"	Always write "0"				0:Don't care 1:Output CODE valid
									RÉFON0	OP0
						M				)W
	DA 0 control register 0	12E3H						_	0	0
DACOCITO								> (	0:Ref off 1:Ref on	0:Output High-Z 1:Output
	DA 1 register	12E4H	DAC17	DAC16	DAC15	DAC14	DAC13	DAÇ12	DAC11	DAC10
DAC1REG			RW							
DACIREG			0	0	.0	) o ĭ	0 /		0	0
					<1	$\rightarrow$	\	$\mathcal{S}$		
			_	_	\-\\	-		, 44		VALID
				R	W	<u> </u>	((//	$\wedge$		W
	DA 1	ontrol 12E5H	0	0 (				))		0
DAC1CNT1	DA 1 control register 1		Always write "0"	Always write "0"	Always write "0"	Always write "0"				0:Don't care 1:Output CODE valid
							4		REFON1	OP1
	DA 1 control register 0									/W
DAC1CNT0		12E7H		))	,				0	0
DACTONTO		IZLIII							0:Ref off 1:Ref on	0:Output High-Z 1:Output

## (15) Watch dog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			WDTE	WDTP1	WDTP0	_	-	/I2WDT	RESCR	_	
			R/W	R/	W			R/W	R/W		
WDT	WDT		1	0	0	0	0	0	0	0	
WDMOD	Mode register	1300H	WDT control 1: enable	WDT detect 00: 2 <sup>15</sup> /f <sub>5</sub> 01: 2 <sup>17</sup> /f <sub>5</sub> 10: 2 <sup>19</sup> /f <sub>5</sub> 11: 2 <sup>21</sup> /f <sub>5</sub>	SYS SYS	Always wri	te "0"	IDLE2 0: Stop 1: Operate	1:Internally connects WDT out to the reset pin	Always write "0"	
WDCR	WDT control register	1301H									
1.561			- ( )								
					B1H: WDT	disable cod	le 4È: WD	T clear code			

## (16) Key-on wake up

Symbol	Name	Address	7	6	5	(4)	√3	2	(Y)	0		
			KI7EN	KI6EN	KI5EN	KI4ÉN \	\ KI3EN	KI2EN(	KIJEŇ	KI0EN		
		009EH										
KIEN	KeyInput Enable setup	(Prohibit	0	0	0 (	0	0	0	(0//	0		
KILIN	register	RMW)	KI7 input	KI6 input	KI5 input	KI4 input	KI3 input	KI2 input	KI1 input	KI0 input		
			0:Disable	0:Disable	0:Disable	0:Disable	0:Disable /	0:Disable	0:Disable	0:Disable		
			1:Enable	1:Enable	1:Enable	1:Enable	1:Enable \	1:Énable	1:Enable	1:Enable		
			KI7EDGE	KI6EDGE	KI5EDGE.	KI4EDGE	KI3EDGE	KI2EDGE	KI1EDGE	KI0EDGE		
		009FH		- (		> v	V ( )	^	•	-		
KICR	Key Input		0	0 /	0	0	0	)) 0	0	0		
KICK	control register	(1.10111011	KI7 edge	KI6 edge	KI5 edge	KI4 edge	KI3 edge	Kl2 edge	KI1 edge	KI0 edge		
			0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising	0:Rising		
			1:Falling	1:Falling	1:Falling	1:Éalling	1:Falling	1:Falling	1:Falling	1:Falling		

**TOSHIBA** TMP92CM27

#### Points of Note and Restrictions 6.

#### (1) Notation

a. The notation for built-in/ I/O registers is as follows register symbol <Bit symbol> (e.g., TA01RUN <TA0RUN> denotes bit TA0RUN of register TA01RUN).

Read-modify-write instructions

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET

3, (TA01RUN) ... Set bit 3 of TA01RUN.

Example 2:

INC

1, (100H) ... Increment the data at 100H.

Examples of read-modify-write instructions on the TLCS-900

OR

Exchange instruction

 $\mathbf{E}\mathbf{X}$ (mem), R

Arithmetic operations

ADD (mem), R/# ADC (mem), R/

**SUB** (mem), R/# SBC (mem), R/#

INC #3, (mem) DEC #3, (mem)

Logic operations

AND (mem), R/# (mem), R/#

XOR (mem), R/#

Bit manipulation operations

#3/A, (mem) STCF

#3, (mem) RES

SET #3, (mem) CHG #3, (mem)

TSET #8, (mem)

Rotate and shift operations

RLC (mem) RRC (mem)

RR

RL(mem) (mem)

SLA (mem) ŞRA (mem)

SŁŁ (mem) SRL(mem)

RLD (mem) RRD (mem)

fc, fs, fFPH, fSYS and one state

The clock frequency input on X1 and 2 is called fosch. The clock selected by PLLCR0<FCSEL> is called fc.

The clock selected by SYSCR1<SYSCK> is called fFPH. The clock frequency give by fFPH divided by 2 is called fsys.

One cycle of fsys is referred to as one state.

TOSHIBA TMP92CM27

#### (2) Points of note

### a. AM0 and AM1 pins

This pin is connected to the VCC or the VSS pin. Do not alter the level when the pin is active.

### b. Reserved address areas

Since the 16 byte area of FFFFF0H ~ FFFFFFH is reserved as internal area, use of it is impossible. Moreover, when using an emulator, since it is used for control of an emulator, 64K bytes with arbitrary 16M byte area of use cannot be performed.

#### c. Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

### d. Watchdog timer

The watchdog timer starts operation immediately after a reset is released. When the watchdog timer is not to be used, disable it.

#### e. AD converter

The string resistor between the VREFH and VREFL pins can be cut by a program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

#### f. CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn)).

### g. Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

### h. POP SR instruction

Please execute the POP SR instruction during DI condition.

#### i. Interrupt

When you use interruption, be sure to set "1" as the bit 7 of a SIMC register.



TOSHIBA TMP92CM27

# 7. Package Dimensions

Package Name: P-LQFP144-1616-0.40C

