

Dual, Ultra Low Noise, High PSRR 300mA Linear Regulator

DESCRIPTION

The MP20041 is a dual-channel, micropower, ultra low noise, low dropout and high PSRR linear regulator. The output voltage of MP20041 ranges from 1.2V to 3.6V in 100mV increments and 1% accuracy by operating from a +2.5V to +6.0V input. The MP20041 can supply up to 300mA of load current at each channel.

The MP20041 uses an internal PMOS as the pass element, which consumes 114µA supply current (both LDOs on) at no load condition. The EN1 and EN2 pins control each output respectively. When both channels shutdown simultaneously, the chip will be turned off and consume nearly zero operation current which is suitable for battery-power devices. The MP20041 features current limit and over temperature protection.

It is available in a 2mm x 2mm TQFN8 package.

FEATURES


- Wide Operating Voltage Ranges: 2.5V to 6V
- Two LDOs in a 2mmx2mm TQFN8 Package
- Up to 300mA Output Current (Per Channel)
- Dual Enable Pins Control Each Output
- 72dB PSRR at 10kHz
- 11μV_{RMS} Ultra Low Noise Output with No Noise Bypass Capacitor Required
- 73mV Dropout at 100mA Load
- Very Fast Line/Load Transient Responses with Small Input/Output Capacitor
- Current Limit and Thermal Protection

APPLICATIONS

- Cellular Phones
- Battery-powered Equipment
- Laptop, Notebook, and Palmtop Computers
- Hand-held Equipment
- Wireless LAN

All MPS parts are lead-free, halogen free, and adhere to the RoHS directive. For MPS green status, please visit MPS website under Quality Assurance. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






ORDERING INFORMATION*

Part Number	V _{OUT1}	V _{OUT2}	Package	Free Air Temperature (T _A)	Top Marking
MP20041DGT-GJ-LF-Z	1.8V	2.5V			5H
MP20041DGT-MG-LF-Z	2.8V	1.8V			7K
MP20041DGT-SS-LF-Z	3.3V	3.3V			9P
MP20041DGT-PP-LF-Z	3.0V	3.0V	TQFN8	-40°C to +85°C	6P
MP20041DGT-GS-LF-Z	1.8V	3.3V	(2mmx2mm)		6S
MP20041DGT-GB-LF-Z	1.8V	1.3V		8U	
MP20041DGT-GC-LF-Z	1.8V	1.2V			8R

^{*} Other output voltage versions between 1.2V and 3.3V are available in 100mV increments. Contact factory for availability.

ORDERING GUIDE**



^{**} For RoHS Compliant Packaging, add suffix - LF (e.g. MP20041DGT- -LF); For Tape and Reel, add suffix -Z (e.g. MP20041DGT- LF-Z).


OUTPUT VOLTAGE SELECTOR GUIDE***

Code	V _{out}	Code	V _{OUT}
С	1.2	T	2.65
В	1.3	L	2.7
F	1.5	М	2.8
W	1.6	N	2.85
G	1.8	V	2.9
D	1.85	Р	3.0
Υ	1.9	Q	3.1
Н	2.0	X	3.15
Е	2.1	R	3.2
J	2.5	s	3.3
K	2.6	Z	5.0

*** Code in **Bold** are standard versions. For other output voltages between 1.2V and 5.0V contact factory for availability. Minimum order quantity on non-standard versions is 25,000 units.



PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Supply Input Voltage	
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
	1.25W
Operation Temperature Range	40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering,	10sec)260°C
Recommended Operating Co	nditions ⁽³⁾
Supply Input Voltage	2.5V to 6.0V
Enable Input Voltage	0V to 6.0V
Operating Junct. Temp (T _J)	–40°C to +125°C

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
2mmx2mm TQFN8	80	16°C/\	N

Notes:

- Exceeding these ratings may cause permanent damage to the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature $T_J(MAX),$ the junction-to-ambient thermal resistance $\theta_{JA},$ and the ambient temperature $T_A.$ The maximum allowable continuous power dissipation at any ambient temperature is calculated by $P_D(MAX)=(T_J(MAX)-T_A)/\theta_{JA}.$ Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside its operating conditions.
- 4) Measured on JESD51-7 4-layer board.



ELECTRICAL CHARACTERISTICS

 V_{IN} =3.5V, V_{OUT1} =1.8V, V_{OUT2} =2.5V, C_{IN} = C_{OUT1} = C_{OUT2} =1 μ F, EN1=EN2= V_{IN} , Typical Value at T_{A} =25°C for each LDO unless otherwise noted.

Parameter	Symbol	Condition		Min	Тур	Max	Units
Input Voltage	V_{IN}	V _{IN} =2.5V to 6.0V		2.5		6	V
Output Voltage Range	V _{OUT}			1.2		3.6	V
Load regulation ⁽⁵⁾	ΔV_{OUT}	I _{LOAD} = 1mA to 300mA		-35	-10	5	mV
Line Regulation ⁽⁶⁾	ΔV_{LINE}	V _{IN} =(V _{OUT} +0.3V or 2.5V) to 6V, I _{OUT} =1mA				0.05	%/V
Maximum Output Current	I _{MAX}	Continuous		300			mA
Current Limit	I _{LIM}	Short circuit cui	rrent limit		525		mA
Quiescent Current	I_{G}	No Load			114		uA
	V	$V_{OUT1}=1.8V, I_{OUT1}=100mA$			75		mV
Dropout Voltage (7)	V_{DROP1}	V _{OUT1} =1.8V, I _{OUT1} = 300mA			220		mV
	V	$V_{OUT2}=2.5V$, $I_{OUT2}=100mA$			60		mV
	V_{DROP2}	$V_{OUT2}=2.5V$, $I_{OUT2}=300mA$			180		mV
EN Input High Threshold	V_{IH}	$V_{IN} = 2.5 V \text{ to } 6.0 V$		1.6			V
EN Input Low Threshold	V_{IL}	$V_{IN} = 2.5V \text{ to } 6.0V$				0.45	V
EN Input Bias Current	I_{SD}	EN = GND or V _{IN}				300	nA
Shutdown Supply Current	I_{GSD}	EN1 = EN2 = GND			0.03	1	uA
Thermal Shutdown Temperature	T_{SD}				140		Ŝ
Thermal Shutdown Hysteresis	ΔT_{SD}				10		°C
		100Hz to 100kHz,			11		μV_{RMS}
Output Voltage Noise		$C_{OUT}=1\mu F$, $I_{LOAD}=10mA$			''		µ ∨ RMS
Output Voltage Noise		100Hz to 100kHz,			11		μV_{RMS}
		C _{OUT} =1µF, I _{LOAD} =100mA					
	PSRR	I _{Load} =10mA	f=100Hz		68		dB
			f=1kHz		66		dB
Output Voltage AC PSRR			f=10kHz		65		dB
Culput Voltage AO I ONIX		I _{Load} =150mA	f=100Hz		69		dB
			f=1kHz		65		dB
		f=10kHz			72		dB

Notes:

5) Load Regulation=
$$\frac{\left|V_{\text{OUT}\left[I_{\text{OUT}\left(\text{MAX}\right)}\right]}-V_{\text{OUT}\left[I_{\text{OUT}\left(\text{MN}\right)}\right]}\right|}{V_{\text{OUT}\left(\text{NOM}\right)}}\times100(\%)$$

6) Line Regulation=
$$\frac{\left| V_{\text{OUT}\left[V_{\text{IN(MAX)}}\right]} - V_{\text{OUT}\left[V_{\text{IN(MIN)}}\right]} \right|}{\left[V_{\text{IN(MAX)}} - V_{\text{IN(MIN)}} \right] \times V_{\text{OUT(NOM)}}} \times 100(\%/V)$$

7) Dropout Voltage is defined as the input to output differential when the output voltage drops 100mV below its nominal value.




PIN FUNCTIONS


Pin #	Name	Description
1	IN	Supply Input Pin.
2	EN1	Channel 1 Enable (Active High). Do Not Float This Pin.
3	EN2	Channel 2 Enable (Active High). Do Not Float This Pin.
4, 6	NC	
5	GND	Common Ground.
7	OUT2	Channel 2 Output Voltage.
8	OUT1	Channel 1 Output Voltage.




TYPICAL PERFORMANCE CHARACTERISTICS


 $V_{\text{IN}}=3.5\text{V},\ V_{\text{OUT}1}=1.8\text{V},\ V_{\text{OUT}2}=2.5\text{V},\ I_{\text{OUT}1}=I_{\text{OUT}2}=0\text{mA},\ C_{\text{IN}}=C_{\text{OUT}1}=C_{\text{OUT}2}=1\mu\text{F},\ \text{EN1}=\text{EN2}=V_{\text{IN}},\ \text{Typical Value at T}_{A}=25^{\circ}\text{C}$ for Both Channel Enabled.











Temperature OUT VOLTAGE ACCURACY (%) 0.25 0.20 Io=300mA 0.15 0.10 0.05 -0.05 lo=0mA -0.10 -0.15 -0.20 -0.25 -50 -30 -10 10 30 50 70 TEMPERATURE(°C)














TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{\text{IN}}=3.5\text{V}$, $V_{\text{OUT}1}=1.8\text{V}$, $V_{\text{OUT}2}=2.5\text{V}$, $I_{\text{OUT}1}=I_{\text{OUT}2}=0\text{mA}$, $C_{\text{IN}}=C_{\text{OUT}1}=C_{\text{OUT}2}=1\mu\text{F}$, EN1=EN2= V_{IN} , Typical Value at $T_{\text{A}}=25^{\circ}\text{C}$ for Both Channel Enabled.



BLOCK DIAGRAM




Figure1—Function Block Diagram

OPERATION

The MP20041 integrates two low noise, low dropout, low quiescent current and high PSRR linear regulators. It is intended for use in devices that require very low voltage, low quiescent current power such as wireless LAN, battery-powered equipment and hand-held equipment. The MP20041 uses internal PMOSs as the pass elements and features internal thermal shutdown and internal current limit circuits.

Dropout Voltage

Dropout voltage is the minimum input to output differential voltage required for the regulator to maintain an output voltage within 100mV of its nominal value. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage of MP20041 is very low.

Shutdown

The MP20041 can be switched ON or OFF by a logic input at the EN pin. A high voltage at this pin will turn the device on. When the EN pin is low, the regulator output is off. The EN pin should be tied to VIN to keep the regulator output always on if the application does not require the shutdown feature. Do not float the EN pin.

Current Limit

The MP20041 includes two independent current limit structures which monitor and control each PMOS's gate voltage limiting the guaranteed maximum output current to 300mA.

Thermal Protection

Thermal protection turns off the PMOS when the junction temperature exceeds +140°C, allowing the IC to cool. When the IC's junction temperature drops by 10°C, the PMOS will be turned on again. Thermal protection limits total power dissipation in the MP20041. For reliable operation, junction temperature should be limited to 125 °C maximum.

Load-Transient Considerations

The output response of load-transient consists of a DC shift and transient response. Because of the excellent load regulation of MP20041, the DC shift is very small. The output voltage transient depends on the output capacitor's value and the ESR. Increasing the capacitance and decreasing the ESR will improve the transient response. Typical output voltage transient spike of MP20041 for a step change in the load current from 10mA to 100mA is tens mV.



APPLICATION INFORMATION

Power Dissipation

The power dissipation for any package depends on the thermal resistance of the case and circuit board, the temperature difference between the junction and ambient air, and the rate of airflow. The power dissipation across the device can be represented by the equation:

$$P = (V_{IN} - V_{OUT}) \times I_{OUT}$$

The allowable power dissipation can be calculated using the following equation:

$$P_{(MAX)} = (T_{Junction} - T_{Ambient}) / \theta_{JA}$$

Where $(T_{Junction}$ - $T_{Ambient})$ is the temperature difference between the junction and the surrounding environment, θ_{JA} is the thermal resistance from the junction to the ambient environment. Connect the GND pin of MP20041 to ground using a large pad or ground plane helps to channel heat away.

Input Capacitor Selection

Using a capacitor whose value is $>0.47\mu F$ on the MP20041 input and the amount of capacitance can be increased without limit. Larger values will help improve line transient response with the drawback of increased size. Ceramic capacitors are preferred, but tantalum capacitors may also suffice.

Output Capacitor Selection

The MP20041 is designed specifically to work with very low ESR ceramic output capacitor in space-saving and performance consideration. A ceramic capacitor in the range of $0.47\mu F$ and $10\mu F$, and with ESR lower than 1.2Ω is suitable for the MP20041 application circuit. Output capacitor of larger values will help to improve load transient response and reduce noise with the drawback of increased size.




Figure 2—Relationship between ESR and LDO Stability

Reverse Current Path

The PMOS used in the MP20041 has an inherent diode connected between input and output (see Figure3). If V_{OUT} - V_{IN} is more than a diode-drop, this diode gets forward biased and starts to conduct. To avoid misoperation, an external Schottky connected in parallel with the internal parasitic diode prevents it from being turned on by limiting the voltage drop across it to about 0.3V (see Figure 4).




Figure 3—Inherent Diode Connected between Each Regulator Input and Output





Figure 4—External Schottky Diode Connected in Parallel with the Internal Parasitic Diode



PCB layout guide

PCB layout is very important to achieve good regulation, ripple rejection, transient response thermal performance. lt hiahly recommended to duplicate EVB layout for optimum performance.

- If change is necessary, please follow these guidelines and take figure 5 for reference.
- 1) Input and output bypass ceramic capacitors are suggested to be put close to the IN Pin and OUT Pin respectively.
- Ensure all feedback connections are short and direct. Place the feedback resistors and compensation components as close to the chip as possible.
- Connect IN, OUT and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.





Top Layer Figure 5—PCB Layout



PACKAGE INFORMATION


2mm x 2mm TQFN8






TOP VIEW


BOTTOM VIEW







DETAIL A



RECOMMENDED LAND PATTERN

NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VCCD-3.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.