

	5B	5	6	7	75	8
	DDR400A	DDR400A	DDR333B	DDR266A	DDR266B	DDR200
Clock Cycle Time (t_{CK2})	7.5 ns	7.5 ns	7.5 ns	7.5ns	10 ns	10 ns
Clock Cycle Time ($t_{CK2.5}$)	5ns	6ns	6 ns	7ns	7.5 ns	8 ns
Clock Cycle Time (t_{CK3})	5ns	5ns	-	-	-	-
System Frequency ($f_{CK\ max}$)	200 MHz	200 MHz	166 MHz	143 MHz	133 MHz	125 MHz

Features

- High speed data transfer rates with system frequency up to 200 MHz
- Data Mask for Write Control
- Four Banks controlled by BA0 & BA1
- Programmable $\overline{CAS}$ Latency: 2, 2.5, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
2, 4, 8 for Sequential Type
2, 4, 8 for Interleave Type
- Automatic and Controlled Precharge Command
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64 ms
- Available in 66-pin 400 mil TSOP or 60 Ball SOC BGA
- SSTL-2 Compatible I/Os
- Double Data Rate (DDR)
- Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- On-Chip DLL aligns DQ and DQs transitions with CK transitions
- Differential clock inputs CK and $\overline{CK}$
- Power Supply 2.5V $\pm$ 0.2V
- Power Supply 2.6V $\pm$ 0.1V for DDR400
- QFC options for FET control. x4 parts.

*Note: (-5B) Supports PC3200 module with 2.5-3-3 timing
 (-5) Supports PC3200 module with 3-3-3 timing
 (-5C) Supports PC3200 module with 3-4-4 timing
 (-6) Supports PC2700 module with 2.5-3-3 timing
 (-7) Supports PC2100 module with 2-2-2 timing
 (-75) Supports PC2100 module with 2.5-3-3 timing
 (-8) Supports PC1600 module with 2-2-2 timing

Description

The V58C2256(804/404/164)S is a four bank DDR DRAM organized as 4 banks x 8Mbit x 8 (804), 4 banks x 4Mbit x 16 (164), or 4 banks x 16Mbit x 4 (404). The V58C2256(804/404/164)S achieves high speed data transfer rates by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are occurring on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, $\overline{CAS}$ latency and speed grade of the device.

Device Usage Chart

Operating Temperature Range	Package Outline	CK Cycle Time (ns)						Power		Temperature Mark
	JEDEC 66 TSOP II 60 SOC BGA	-5B	-5	-6	-7	-75	-8	Std.	L	
0°C to 70°C	•	•	•	•	•	•	•	•	•	Blank


60-Ball SOC BGA PIN OUT

(x4)	1	2	3		7	8	9	(x8)	1	2	3		7	8	9
VSSQ	NC	VSS	A	VDD	NC	VDDQ		VSSQ	DQ7	VSS	A	VDD	DQ0	VDDQ	
NC	VDDQ	DQ3	B	DQ0	VSSQ	NC		NC	VDDQ	DQ6	B	DQ1	VSSQ	NC	
NC	VSSQ	NC	C	NC	VDDQ	NC		NC	VSSQ	DQ5	C	DQ2	VDDQ	NC	
NC	VDDQ	DQ2	D	DQ1	VSSQ	NC		NC	VDDQ	DQ4	D	DQ3	VSSQ	NC	
NC	VSSQ	DQS	E	NC	VDDQ	NC		NC	VSSQ	DQS	E	NC	VDDQ	NC	
VREF	VSS	DM	F	NC	VDD	NC		VREF	VSS	DM	F	NC	VDD	NC	
	CK	CK	G	WE	CAS				CK	CK	G	WE	CAS		
	A12	CKE	H	RAS	CS				A12	CKE	H	RAS	CS		
	A11	A9	J	BA1	BA0				A11	A9	J	BA1	BA0		
	A8	A7	K	A0	A10/AP				A8	A7	K	A0	A10/AP		
	A6	A5	L	A2	A1				A6	A5	L	A2	A1		
	A4	VSS	M	VDD	A3				A4	VSS	M	VDD	A3		
X4 Device Ball Pattern								X8 Device Ball Pattern							


X4 Device Ball Pattern
X8 Device Ball Pattern

(x16)	1	2	3		7	8	9
	VSSQ	DQ15	VSS	A	VDD	DQ0	VDDQ
	DQ14	VDDQ	DQ13	B	DQ2	VSSQ	DQ1
	DQ12	VSSQ	DQ11	C	DQ4	VDDQ	DQ3
	DQ10	VDDQ	DQ9	D	DQ6	VSSQ	DQ5
	DQ8	VSSQ	UDQS	E	LDQS	VDDQ	DQ7
	VREF	VSS	UDM	F	LDM	VDD	NC
	CK	CK	G	WE	CAS		
	A12	CKE	H	RAS	CS		
	A11	A9	J	BA1	BA0		
	A8	A7	K	A0	A10/AP		
	A6	A5	L	A2	A1		
	A4	VSS	M	VDD	A3		

X16 Device Ball Pattern

X16 Device Ball Pattern

TOP VIEW
 (See the ball through the package)


66 Pin Plastic TSOP-II PIN CONFIGURATION



Pin Names


CK, $\overline{\text{CK}}$	Differential Clock Input
CKE	Clock Enable
$\overline{\text{CS}}$	Chip Select
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
DQS (UDQS, LDQS)	Data Strobe (Bidirectional)
A ₀ -A ₁₂	Address Inputs
BA ₀ , BA ₁	Bank Select

DQ's	Data Input/Output
DM (UDM, LDM)	Data Mask
V _{DD}	Power (+2.5V and +2.6V for DDR400)
V _{SS}	Ground
V _{DDQ}	Power for I/O's (+2.5V and +2.6V for DDR400)
V _{SSQ}	Ground for I/O's
NC	Not connected
VREF	Reference Voltage for Inputs
QFC	FET Control




Block Diagram

64M x 4




Block Diagram

32M x 8



Block Diagram

**Capacitance***

$T_A = 0$ to 70°C , $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$, $V_{CC} = 2.6\text{V} \pm 0.1\text{V}$
for DDR400, $f = 1\text{ Mhz}$

Input Capacitance	Symbol	Min	Max	Unit
BA0, BA1, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, ($\overline{\text{CAS}}$, A0-A11, WE)	C_{IN1}	2	3.0	pF
Input Capacitance (CK, $\overline{\text{CK}}$)	C_{IN2}	2	3.0	pF
Data & DQS I/O Capacitance	C_{OUT}	4	5	pF
Input Capacitance (DM)	C_{IN3}	4	5.0	pF

***Note:** Capacitance is sampled and not 100% tested.

Absolute Maximum Ratings*

Operating temperature range 0 to 70°C
 Storage temperature range -55 to 150°C
 V_{DD} Supply Voltage Relative to V_{SS} -1V to $+3.6\text{V}$
 V_{DDQ} Supply Voltage Relative to V_{SS} -1V to $+3.6\text{V}$
 V_{REF} and Inputs Voltage Relative to V_{SS} -1V to $+3.6\text{V}$
 I/O Pins Voltage Relative to V_{SS} -0.5V to $V_{DDQ} + 0.5\text{V}$
 Power dissipation 1.6 W
 Data out current (short circuit) 50 mA

***Note:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Signal Pin Description


Pin	Type	Signal	Polarity	Function
$\overline{\text{CK}}$ CK	Input	Pulse	Positive Edge	The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CK.
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low, thereby initiates either the Power Down mode, or the Self Refresh mode.
$\overline{\text{CS}}$	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ $\overline{\text{WE}}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$, $\overline{\text{RAS}}$, and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
DQS	Input/ Output	Pulse	Active High	Active on both edges for data input and output. Center aligned to input data Edge aligned to output data
A0 - A12	Input	Level	—	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge. CAn depends on the SDRAM organization: 64M x 4 DDR CAn = CA9, A11 32M x 8 DDR CAn = CA9 16M x 16 DDR CAn = CA8 In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged simultaneously regardless of state of BA0 and BA1.
BA0, BA1	Input	Level	—	Selects which bank is to be active.
DQx	Input/ Output	Level	—	Data Input/Output pins operate in the same manner as on conventional DRAMs.
DM, LDM, UDM	Input	Pulse	Active High	In Write mode, DM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if it is high for x 16 LDM corresponds to data on DQ0-DQ7, UDM corresponds to data on DQ8-DQ15.
$\overline{\text{QFC}}$	Output	Level	Active Low	FET Control: Output during every read and write access. Can be used to control isolation switches on modules.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.
VREF	Input	Level	—	SSTL Reference Voltage for Inputs

Mode Register Set (MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs $\overline{\text{CAS}}$ latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for a variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA_0 (The DDR SDRAM should be in all bank precharge with $\overline{\text{CKE}}$ already high prior to writing into the mode register). The state of address pins $\text{A}_0 \sim \text{A}_{12}$ in the same cycle as $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and BA_0 low is written in the mode register. Two clock cycles are required to meet t_{MRD} spec. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses $\text{A}_0 \sim \text{A}_2$, addressing mode uses A_3 , $\overline{\text{CAS}}$ latency (read latency from column address) uses $\text{A}_4 \sim \text{A}_6$. A_7 is a Mosel Vitelic specific test mode during production test. A_8 is used for DLL reset. A_7 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and $\overline{\text{CAS}}$ latencies.

1. MRS can be issued only at all banks precharge state.
2. Minimum t_{RP} is required to issue MRS command.

**Mode Register Set**

Mode Register Set Timing

Mode Register set (MRS) or Extended Mode Register Set (EMRS) can be issued only when all banks are in the idle state.

If a MRS command is issued to reset the DLL, then an additional 200 clocks must occur prior to issuing any new command to allow time for the DLL to lock onto the clock.

Burst Mode Operation

Burst Mode Operation is used to provide a constant flow of data to memory locations (Write cycle), or from memory locations (Read cycle). Two parameters define how the burst mode will operate: burst sequence and burst length. These parameters are programmable and are determined by address bits A_0 — A_3 during the Mode Register Set command. Burst type defines the sequence in which the burst data will be delivered or stored to the SDRAM. Two types of burst sequence are supported: sequential and interleave. The burst length controls the number of bits that will be output after a Read command, or the number of bits to be input after a Write command. The burst length can be programmed to values of 2, 4, or 8. See the Burst Length and Sequence table below for programming information.


Burst Length and Sequence

Burst Length	Starting Length (A_2, A_1, A_0)	Sequential Mode	Interleave Mode
2	xx0	0, 1	0, 1
	xx1	1, 0	1, 0
4	x00	0, 1, 2, 3	0, 1, 2, 3
	x01	1, 2, 3, 0	1, 0, 3, 2
	x10	2, 3, 0, 1	2, 3, 0, 1
	x11	3, 0, 1, 2	3, 2, 1, 0
8	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

Bank Activate Command

The Bank Activate command is issued by holding $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ high with $\overline{\text{CS}}$ and $\overline{\text{RAS}}$ low at the rising edge of the clock. The DDR SDRAM has four independent banks, so two Bank Select addresses (BA_0 and BA_1) are supported. The Bank Activate command must be applied before any Read or Write operation can be executed. The delay from the Bank Activate command to the first Read or Write command must meet or exceed the minimum $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time ($t_{\text{RCD min}}$). Once a bank has been activated, it must be pre-charged before another Bank Activate command can be applied to the same bank. The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank delay time ($t_{\text{RRD min}}$).

Bank Activation Timing




Read Operation

With the DLL enabled, all devices operating at the same frequency within a system are ensured to have the same timing relationship between DQ and DQS relative to the CK input regardless of device density, process variation, or technology generation.

The data strobe signal (DQS) is driven off chip simultaneously with the output data (DQ) during each read cycle. The same internal clock phase is used to drive both the output data and data strobe signal off chip to minimize skew between data strobe and output data. This internal clock phase is nominally aligned to the input differential clock ($\text{CK}, \overline{\text{CK}}$) by the on-chip DLL. Therefore, when the DLL is enabled and the clock frequency is within the specified range for proper DLL operation, the data strobe (DQS), output data (DQ), and the system clock (CK) are all nominally aligned.


Since the data strobe and output data are tightly coupled in the system, the data strobe signal may be delayed and used to latch the output data into the receiving device. The tolerance for skew between DQS and DQ (t_{DQSQ}) is tighter than that possible for CK to DQ (t_{AC}) or DQS to CK (t_{DQSCK}).

**Output Data (DQ) and Data Strobe (DQS) Timing Relative to the Clock (CK)
During Read Cycles**



The minimum time during which the output data (DQ) is valid is critical for the receiving device (i.e., a memory controller device). This also applies to the data strobe during the read cycle since it is tightly coupled to the output data. The minimum data output valid time (t_{DV}) and minimum data strobe valid time (t_{DQSV}) are derived from the minimum clock high/low time minus a margin for variation in data access and hold time due to DLL jitter and power supply noise.

Output Data and Data Strobe Valid Window for DDR Read Cycles






Read Preamble and Postamble Operation

Prior to a burst of read data and given that the controller is not currently in burst read mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe “read preamble” (t_{RPRE}). This transition from Hi-Z to logic low nominally happens one clock cycle prior to the first edge of valid data.

Once the burst of read data is concluded and given that no subsequent burst read operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe “read postamble” (t_{RPST}). This transition happens nominally one-half clock period after the last edge of valid data.

Consecutive or “gapless” burst read operations are possible from the same DDR SDRAM device with no requirement for a data strobe “read” preamble or postamble in between the groups of burst data. The data strobe read preamble is required before the DDR device drives the first output data off chip. Similarly, the data strobe postamble is initiated when the device stops driving DQ data at the termination of read burst cycles.

Data Strobe Preamble and Postamble Timings for DDR Read Cycles**Consecutive Burst Read Operation and Effects on the Data Strobe Preamble and Postamble****Burst Read Operation (CAS Latency = 2; Burst Length = 4)****Burst Read Operation (CAS Latency = 2; Burst Length = 4)**


Auto Precharge Operation

The Auto Precharge operation can be issued by having column address A_{10} high when a Read or Write command is issued. If A_{10} is low when a Read or Write command is issued, then normal Read or Write burst operation is executed and the bank remains active at the completion of the burst sequence. When the Auto Precharge command is activated, the active bank automatically begins to precharge at the earliest possible moment during the Read or Write cycle once $t_{RAS(min)}$ is satisfied.


Read with Auto Precharge

If a Read with Auto Precharge command is initiated, the DDR SDRAM will enter the precharge operation N-clock cycles measured from the last data of the burst read cycle where N is equal to the CAS latency programmed into the device. Once the autoprecharge operation has begun, the bank cannot be reactivated until the minimum precharge time (t_{RP}) has been satisfied.

Read with Autoprecharge Timing




Read with Autoprecharge Timing as a Function of $\overline{\text{CAS}}$ Latency



Precharge Timing During Read Operation


For the earliest possible Precharge command without interrupting a Read burst, the Precharge command may be issued on the rising clock edge which is $\overline{\text{CAS}}$ latency (CL) clock cycles before the end of the Read burst. A new Bank Activate (BA) command may be issued to the same bank after the RAS precharge time (t_{RP}). A Precharge command can not be issued until $t_{\text{RAS}}(\text{min})$ is satisfied.

Read with Precharge Timing as a Function of $\overline{\text{CAS}}$ Latency




Burst Stop Command

The Burst Stop command is valid only during burst read cycles and is initiated by having $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high with $\overline{\text{CS}}$ and $\overline{\text{WE}}$ low at the rising edge of the clock. When the Burst Stop command is issued during a burst Read cycle, both the output data (DQ) and data strobe (DQS) go to a high impedance state after a delay (L_{BST}) equal to the $\overline{\text{CAS}}$ latency programmed into the device. If the Burst Stop command is issued during a burst Write cycle, the command will be treated as a NOP command.

Read Terminated by Burst Stop Command Timing

Read Interrupted by a Precharge

A Burst Read operation can be interrupted by a precharge of the same bank. The Precharge command to Output Disable latency is equivalent to the $\overline{\text{CAS}}$ latency.


Read Interrupted by a Precharge Timing**Burst Write Operation**

The Burst Write command is issued by having $\overline{\text{CS}}$, $\overline{\text{CAS}}$, and $\overline{\text{WE}}$ low while holding $\overline{\text{RAS}}$ high at the rising edge of the clock. The address inputs determine the starting column address. The memory controller is required to provide an input data strobe (DQS) to the DDR SDRAM to strobe or latch the input data (DQ) and data mask (DM) into the device. During Write cycles, the data strobe applied to the DDR SDRAM is required to be nominally centered within the data (DQ) and data mask (DM) valid windows. The data strobe must be driven high nominally one clock after the write command has been registered. Timing parameters $t_{\text{DQSS}}(\text{min})$ and $t_{\text{DQSS}}(\text{max})$ define the allowable window when the data strobe must be driven high.

Input data for the first Burst Write cycle must be applied one clock cycle after the Write command is registered into the device ($\text{WL}=1$). The input data valid window is nominally centered around the midpoint of the data strobe signal. The data window is defined by DQ to DQS setup time (t_{QDQSS}) and DQ to DQS hold time (t_{QDQSH}). All data inputs must be supplied on each rising and falling edge of the data strobe until the burst length is completed. When the burst has finished, any additional data supplied to the DQ pins will be ignored.

Write Preamble and Postamble Operation

Prior to a burst of write data and given that the controller is not currently in burst write mode, the data strobe signal (DQS), must transition from Hi-Z to a valid logic low. This is referred to as the data strobe "write preamble". This transition from Hi-Z to logic low nominally happens on the falling edge of the clock after the write command has been registered by the device. The preamble is explicitly defined by a setup time ($t_{\text{WPRES}}(\text{min})$) and hold time ($t_{\text{WPREH}}(\text{min})$) referenced to the first falling edge of CK after the write command.


Burst Write Timing

Once the burst of write data is concluded and given that no subsequent burst write operations are initiated, the data strobe signal (DQS) transitions from a logic low level back to Hi-Z. This is referred to as the data strobe “write postamble”. This transition happens nominally one-half clock period after the last data of the burst cycle is latched into the device.

Write Interrupted by a Precharge

A Burst Write can be interrupted before completion of the burst by a Precharge command, with the only restriction being that the interval that separates the commands be at least one clock cycle.


Write Interrupted by a Precharge Timing



Write with Auto Precharge

If A₁₀ is high when a Write command is issued, the Write with auto Precharge function is performed. Any new command to the same bank should not be issued until the internal precharge is completed. The internal precharge begins after keeping t_{WR} (min.).

Write with Auto Precharge Timing




Precharge Timing During Write Operation

Precharge timing for Write operations in DRAMs requires enough time to satisfy the write recovery requirement. This is the time required by a DRAM sense amp to fully store the voltage level. For DDR SDRAMs, a timing parameter (t_{WR}) is used to indicate the required amount of time between the last valid write operation and a Precharge command to the same bank.

The “write recovery” operation begins on the rising clock edge after the last DQS edge that is used to strobe in the last valid write data. “Write recovery” is complete on the next 2nd rising clock edge that is used to strobe in the Precharge command.

Write with Precharge Timing

($\overline{\text{CAS}}$ Latency = Any; Burst Length = 4)




Data Mask Function

The DDR SDRAM has a Data Mask function that is used in conjunction with the Write cycle, but not the Read cycle. When the Data Mask is activated (DM high) during a Write operation, the Write is blocked (Mask to Data Latency = 0).

When issued, the Data Mask must be referenced to both the rising and falling edges of Data Strobe.

Data Mask Timing




Burst Interruption

Read Interrupted by a Read


A Burst Read can be interrupted before completion of the burst by issuing a new Read command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Read command continues to appear on the outputs until the CAS latency from the interrupting Read command is satisfied. At this point, the data from the interrupting Read command appears on the bus. Read commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Read with autoprecharge command with a Read command.

Read Interrupted by a Read Command Timing




Read Interrupted by a Write

To interrupt a Burst Read with a Write command, a Burst Stop command must be asserted to stop the burst read operation and 3-state the DQ bus. Additionally, control of the DQS bus must be turned around to allow the memory controller to drive the data strobe signal (DQS) into the DDR SDRAM for the write cycles. Once the Burst Stop command has been issued, a Write command can not be issued until a minimum delay or latency (L_{BST}) has been satisfied. This latency is measured from the Burst Stop command and is equivalent to the CAS latency programmed into the mode register. In instances where CAS latency is measured in half clock cycles, the minimum delay (L_{BST}) is rounded up to the next full clock cycle (i.e., if CL=2 then $L_{BST}=2$, if CL=2.5 then $L_{BST}=3$). It is illegal to interrupt a Read with autoprecharge command with a Write command.

Read Interrupted by Burst Stop Command Followed by a Write Command Timing**Write Interrupted by a Write**


A Burst Write can be interrupted before completion by a new Write command to any bank. When the previous burst is interrupted, the remaining addresses are overridden with a full burst length starting with the new address. The data from the first Write command continues to be input into the device until the Write Latency of the interrupting Write command is satisfied ($WL=1$). At this point, the data from the interrupting Write command is input into the device. Write commands can be issued on each rising edge of the system clock. It is illegal to interrupt a Write with autoprecharge command with a Write command.

Write Interrupted by a Write Command Timing

Write Interrupted by a Read

A Burst Write can be interrupted by a Read command to any bank. If a burst write operation is interrupted prior to the end of the burst operation, then the last two pieces of input data prior to the Read command must be masked off with the data mask (DM) input pin to prevent invalid data from being written into the memory array. Any data that is present on the DQ pins coincident with or following the Read command will be masked off by the Read command and will not be written to the array. The memory controller must give up control of both the DQ bus and the DQS bus at least one clock cycle before the read data appears on the outputs in order to avoid contention. In order to avoid data contention within the device, a delay is required (t_{CDLR}) from the last valid data input before a Read command can be issued to the device. It is illegal to interrupt a Write with autoprecharge command with a Read command.


Write Interrupted by a Read Command Timing



Auto Refresh


The Auto Refresh command is issued by having $\overline{CS}$, $\overline{RAS}$, and $\overline{CAS}$ held low with CKE and $\overline{WE}$ high at the rising edge of the clock. All banks must be precharged and idle for a $t_{RP}(\text{min})$ before the Auto Refresh command is applied. No control of the address pins is required once this cycle has started because of the internal address counter. When the Auto Refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate command or subsequent Auto Refresh command must be greater than or equal to the $t_{RFC}(\text{min})$. Commands may not be issued to the device once an Auto Refresh cycle has begun. $\overline{CS}$ input must remain high during the refresh period or NOP commands must be registered on each rising edge of the CK input until the refresh period is satisfied.

Auto Refresh Timing




Self Refresh

A self refresh command is defined by having $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and CKE held low with $\overline{WE}$ high at the rising edge of the clock (CK). Once the self refresh command is initiated, CKE must be held low to keep the device in self refresh mode. During the self refresh operation, all inputs except CKE are ignored. The clock is internally disabled during self refresh operation to reduce power consumption. The self refresh is exited by supplying stable clock input before returning CKE high, asserting deselect or NOP command and then asserting CKE high for longer than t_{SREX} for locking of DLL. The auto refresh is required before self refresh entry and after self refresh exit.



Power Down Mode

The power down mode is entered when CKE is low and exited when CKE is high. Once the power down mode is initiated, all of the receiver circuits except clock, CKE and DLL circuit are gated off to reduce power consumption. All banks should be in idle state prior to entering the precharge power down mode and CKE should be set high at least $1t_{CK} + t_{IS}$ prior to row active command. During power down mode, refresh operations cannot be performed, therefore the device cannot remain in power down mode longer than the refresh period (t_{REF}) of the device.



QFC function**QFC function**

when driven low on reads coincident with the start of preamble, this DRAM output signal says that one cycle later there will be the first valid DQS output and returned to HI-Z after this finishing a burst operation. It is also driven low shortly after a write command is received and returned to HI-Z shortly after the last data strobe transition is received. Whenever the device is in standby, the signal is HI-Z. DQS is intended to enable an external data switch. QFC can be enabled or disabled through EMRS control.

QFC timing on Read operation

QFC on reads is enabled coincident with the start of DQS preamble, and disabled coincident with the end of DQS postamble




Figure 26. $\overline{QFC}$ timing on read operation

QFC timing on Write operation

QFC on writes is enabled as soon as possible after the clock edge of write command and disabled as soon as possible after the last DQS-in low going edge.




Figure 27. : QFC timing on write operation with tDQSSmax




Figure 28. : QFC timing on write operation with tDQSSmin

1. The value of $t_{QCK\ min.}$ is 1.25ns from the last low going data strobe edge to QFC HI-Z.
2. The value of $t_{QCK\ max.}$ is $0.5t_{cK}$ from the first high going clock edge after the last low going data strobe edge to QFC HI-Z.

TRUTH TABLE 2 – CKE

(Notes: 1-4)

CKEn-1	CKEn	CURRENT STATE	COMMANDn	ACTIONn	NOTES
L	L	Power-Down	X	Maintain Power-Down	
		Self Refresh	X	Maintain Self Refresh	
L	H	Power-Down	DESELECT or NOP	Exit Power-Down	
		Self Refresh	DESELECT or NOP	Exit Self Refresh	5
H	L	All Banks Idle	DESELECT or NOP	Precharge Power-Down Entry	
		Bank(s) Active	DESELECT or NOP	Active Power-Down Entry	
		All Banks Idle	AUTO REFRESH	Self Refresh Entry	
H	H		See Truth Table 3		

NOTE:

1. CKE_n is the logic state of CKE at clock edge n ; CKE_{n-1} was the state of CKE at the previous clock edge.
2. Current state is the state of the DDR SDRAM immediately prior to clock edge n .
3. COMMANDn is the command registered at clock edge n , and ACTIONn is a result of COMMANDn.
4. All states and sequences not shown are illegal or reserved.
5. DESELECT or NOP commands should be issued on any clock edges occurring during the t_{XSR} period.
A minimum of 200 clock cycles is needed before applying a read command, for the DLL to lock.

TRUTH TABLE 3 – Current State Bank *n* - Command to Bank *n*

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	/CS	/RAS	/CAS	/WE	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	L	L	H	H	ACTIVE (select and activate row)	
	L	L	L	H	AUTO REFRESH	7
	L	L	L	L	MODE REGISTER SET	7
Row Active	L	H	L	H	READ (select column and start READ burst)	10
	L	H	L	L	WRITE (select column and start WRITE burst)	10
	L	L	H	L	PRECHARGE (deactivate row in bank or banks)	8
Read (Auto Precharge Disabled)	L	H	L	H	READ (select column and start new READ burst)	10
	L	L	H	L	PRECHARGE (truncate READ burst, start PRECHARGE)	8
	L	H	H	L	BURST TERMINATE	9
Write (Auto Precharge Disabled)	L	H	L	H	READ (select column and start READ burst)	10, 11
	L	H	L	L	WRITE (select column and start new WRITE burst)	10
	L	L	H	L	PRECHARGE (truncate WRITE burst, start PRECHARGE)	8, 11

NOTE:

1. This table applies when CKE_{n-1} was HIGH and CKE_n is HIGH (see Truth Table 2) and after t_{XSR} has been met (if the previous state was self refresh).
2. This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
3. Current state definitions:

Idle: The bank has been precharged, and t_{RP} has been met.

Row Active: A row in the bank has been activated, and t_{RCD} has been met.
No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. Deselect or NOP commands,

or allowable commands to the other bank should be issued on any clock edge occurring during these states.

Allowable commands to the other bank are determined by its current state and Truth Table 3, and according to Truth Table 4.

Precharging: Starts with registration of a PRECHARGE command and ends when t_{RP} is met. Once t_{RP} is met, the bank will be in the idle state.

NOTE: (continued)

- Row Activating: Starts with registration of an ACTIVE command and ends when t_{RCD} is met. Once t_{RCD} is met, the bank will be in the "row active" state.
- Read w/Auto-Precharge Enabled: Starts with registration of a READ command with AUTO PRECHARGE enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank will be in the idle state.
- Write w/Auto-Precharge Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE enabled and ends when t_{RP} has been met. Once t_{RP} is met, the bank will be in the idle state.
5. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied on each positive clock edge during these states.
- Refreshing: Starts with registration of an AUTO REFRESH command and ends when t_{RC} is met. Once t_{RFC} is met, the DDR SDRAM will be in the "all banks idle" state.
- Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends when t_{MRD} has been met. Once t_{MTC} is met, the DDR SDRAM will be in the "all banks idle" state.
- Precharging All: Starts with registration of a PRECHARGE ALL command and ends when t_{RP} is met. Once t_{RP} is met, all banks will be in the idle state.
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
8. May or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging.
9. Not bank-specific; BURST TERMINATE affects the most recent READ burst, regardless of bank.
10. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
11. Requires appropriate DM masking.

TRUTH TABLE 4 – Current State Bank *n* - Command to Bank *m*

(Notes: 1-6; notes appear below and on next page)

CURRENT STATE	/CS	/RAS	/CAS	/WE	COMMAND/ACTION	NOTES
Any	H	X	X	X	DESELECT (NOP/continue previous operation)	
	L	H	H	H	NO OPERATION (NOP/continue previous operation)	
Idle	X	X	X	X	Any Command Otherwise Allowed to Bank <i>m</i>	
Row Activating, Active, or Precharging	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7
	L	H	L	L	WRITE (select column and start WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (Auto-Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	7
	L	L	H	L	PRECHARGE	
Write (Auto- Precharge Disabled)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	7, 8
	L	H	L	L	WRITE (select column and start new WRITE burst)	7
	L	L	H	L	PRECHARGE	
Read (With Auto-Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start new READ burst)	3a, 7
	L	H	L	L	WRITE (select column and start WRITE burst)	3a, 7, 9
	L	L	H	L	PRECHARGE	
Write (With Auto-Precharge)	L	L	H	H	ACTIVE (select and activate row)	
	L	H	L	H	READ (select column and start READ burst)	3a, 7
	L	H	L	L	WRITE (select column and start new WRITE burst)	3a, 7
	L	L	H	L	PRECHARGE	

NOTE:

1. This table applies when CKE_{*n-1*} was HIGH and CKE_{*n*} is HIGH (see Truth Table 2) and after ^tXSR has been met (if the previous state was self refresh).
2. This table describes alternate bank operation, except where noted, i.e., the current state is for bank *n* and the commands shown are those allowed to be issued to bank *m* (assuming that bank *m* is in such a state that the given command is allowable). Exceptions are covered in the notes below.
3. Current state definitions:

Idle: The bank has been precharged, and ^tRP has been met.

Row Active: A row in the bank has been activated, and ^tRCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

Write: A WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

NOTE: (continued)

Read with Auto Precharge Enabled: See following text

Write with Auto Precharge Enabled: See following text

- 3a. The Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states can each be broken into two parts: the access period and the precharge period. For Read with Auto Precharge, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all of the data in the burst. For Write with Auto Precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or tRP) begins.

During the precharge period of the Read with Auto Precharge Enabled or Write with Auto Precharge Enabled states, ACTIVE, PRECHARGE, READ and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other bank may be applied. In either case, all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).

4. AUTO REFRESH and MODE REGISTER SET commands may only be issued when all banks are idle.
5. A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
6. All states and sequences not shown are illegal or reserved.
7. READs or WRITEs listed in the Command/Action column include READs or WRITEs with AUTO PRECHARGE enabled and READs or WRITEs with AUTO PRECHARGE disabled.
8. Requires appropriate DM masking.
9. A WRITE command may be applied after the completion of data output.

Figure 1: DRAM State Machine. This state transition diagram illustrates the various states of a DRAM and the commands that trigger transitions between them. States include Power On, Precharge PREALL, MRS EMRS, Idle, Self Refresh, Auto Refresh, Active Power Down, Precharge Power Down, Row Active, Burst Stop, Write, Read, Write A, Read A, and Precharge PREALL. Transitions are labeled with commands like MRS, REFS, REFSX, REFA, CKEL, CKEH, ACT, CKEL, Write, Read, Write A, Read A, and PRE. A legend at the bottom right distinguishes between Automatic Sequences (thick arrows) and Command Sequences (thin arrows).

CKEL = Enter Power Down
CKEH = Exit Power Down
ACT = Active
Write A = Write with Autoprecharge
Read A = Read with Autoprecharge
PRE = Precharge

DC Operating Conditions & Specifications**DC Operating Conditions**

Recommended operating conditions(Voltage referenced to VSS=0V, TA=0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage (for device with a nominal V_{DD} of 2.5V)	V_{DD}	2.3	2.7		
Supply voltage (V_{DD} of 2.6V for DDR400 device)	V_{DD}	2.5	2.7		
I/O Supply voltage	V_{DDQ}	2.3	2.7	V	
I/O Supply voltage for DDR400 device	V_{DDQ}	2.5	2.7	V	
I/O Reference voltage	V_{REF}	$0.49 \cdot V_{DDQ}$	$0.51 \cdot V_{DDQ}$	V	1
I/O Termination voltage(system)	V_{TT}	$V_{REF}-0.04$	$V_{REF}+0.04$	V	2
Input logic high voltage	$V_{IH}(DC)$	$V_{REF}+0.15$	$V_{DDQ}+0.3$	V	
Input logic low voltage	$V_{IL}(DC)$	-0.3	$V_{REF}-0.15$	V	
Input Voltage Level, CK and $\overline{CK}$ inputs	$V_{IN}(DC)$	-0.3	$V_{DDQ}+0.3$	V	
Input Differential Voltage, CK and $\overline{CK}$ inputs	$V_{ID}(DC)$	0.3	$V_{DDQ}+0.6$	V	3
Input leakage current	I_I	-2	2	uA	
Output leakage current	I_{OZ}	-5	5	uA	
Output High Current ($V_{OUT} = 1.95V$)	I_{OH}	-16.8		mA	
Output Low Current ($V_{OUT} = 0.35V$)	I_{OL}	16.8		mA	

Notes: 1. V_{REF} is expected to be equal to $0.5 \cdot V_{DDQ}$ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on V_{REF} may not exceed 2% of the DC value

2. V_{TT} is not applied directly to the device. V_{TT} is a system supply for signal termination resistors, is expected to be set equal to V_{REF} , and must track variations in the DC level of V_{REF}

3. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$.

Table 11. DC operating condition

IDD Max Specifications and Conditions

(0°C ≤ TA ≤ 70°C, VDDQ=2.5V± 0.2V, VDD=2.5 ±0.2V, for DDR400 device VDDQ=2.6V± 0.1V, VDD=2.6 ±0.1V)

Conditions	Version						Unit
	Symbol	-5B/-5	-6	-7	-7.5	-8	
Operating current - One bank Active-Precharge; tRC=tRCmin;tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B, 166Mhz for DDR333B; DQ,DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	IDD0	120	110	100	100	90	mA
Operating current - One bank operation; One bank open, BL=4	IDD1	160	140	120	120	100	mA
Percharge power-down standby current; All banks idle; power - down mode; CKE = <VIL(max); tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Vin = Vref for DQ,DQS and DM	IDD2P	30	25	20	20	15	mA
Precharge Floating standby current; CS# > =VIH(min);All banks idle; CKE > = VIH(min); tCK=100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Address and other control inputs changing once per clock cycle; Vin = Vref for DQ,DQS and DM	IDD2F	52	45	38	38	35	mA
Precharge Quiet standby current; CS# > = VIH(min); All banks idle; CKE > = VIH(min); tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B; Address and other control inputs stable with keeping >= VIH(min) or <=VIL(max); Vin = Vref for DQ ,DQS and DM	IDD2Q	50	44	37	37	34	mA
Active power - down standby current; one bank active; power-down mode; CKE=< VIL (max); tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B, 166MHZ for DDR333B; Vin = Vref for DQ,DQS and DM	IDD3P	30	25	20	20	15	mA
Active standby current; CS# >= VIH(min); CKE>=VIH(min); one bank active; active - pre-charge; tRC=tRASmax; tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B, 166Mhz for DDR333B; DQ, DQS and DM inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	IDD3N	90	80	70	70	60	mA
Operating current - burst read; Burst length = 2; reads; continguous burst; One bank active; address and control inputs changing once per clock cycle; CL=2 at tCK = 100Mhz for DDR200, CL=2 at tCK = 133Mhz for DDR266A, CL=2.5 at tCK = 133Mhz for DDR266B, CL=2.5 at tCK=166Mhz for DDR333B; 50% of data changing at every burst; Iout = 0 m A	IDD4R	270	230	190	190	150	mA
Operating current - burst write; Burst length = 2; writes; continuous burst; One bank active address and control inputs changing once per clock cycle; CL=2 at tCK = 100Mhz for DDR200, CL=2 at tCK = 133Mhz for DDR266A, CL=2.5 at tCK = 133Mhz for DDR266B ; DQ, DM and DQS inputs changing twice per clock cycle, 50% of input data changing at every burst	IDD4W	250	210	170	170	130	mA
Auto refresh current; tRC = tRFC(min) - 8*tCK for DDR200 at 100Mhz, 10*tCK for DDR266A & DDR266B at 133Mhz, 12*tCK for DDR333B; distributed refresh	IDD5	210	200	190	190	180	mA
Self refresh current; CKE =< 0.2V; External clock should be on; tCK = 100Mhz for DDR200, 133Mhz for DDR266A & DDR266B, 166Mhz for DDR333B.	IDD6 (normal)	3	3	3	3	3	mA
	(L)	1.8	1.8	1.8	1.8	1.8	mA
Self refresh current; (Low Power)							
Operating current - Four bank operation; Four bank interleaving with BL=4	IDD7	400	350	300	300	250	mA

AC Operating Conditions & Timming Specification**AC Operating Conditions**

Parameter/Condition	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	1
Input Low (Logic 0) Voltage, DQ, DQS and DM signals.	VIL(AC)		VREF - 0.31	V	2
Input Differential Voltage, CK and CK inputs	VID(AC)	0.7	VDDQ+0.6	V	3
Input Crossing Point Voltage, CK and CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	4

Note:

1. Vih(max) = 4.2V. The overshoot voltage duration is $\leq 3\text{ns}$ at VDD.
2. Vil(min) = -1.5V. The undershoot voltage duration is $\leq 3\text{ns}$ at VSS.
3. VID is the magnitude of the difference between the input level on CK and the input on $\overline{\text{CK}}$.
4. The value of VIX is expected to equal $0.5 \cdot V_{\text{DDQ}}$ of the transmitting device and must track variations in the DC level of the same.

ELECTRICAL CHARACTERISTICS AND AC TIMING for PC400/PC333/PC266/PC200 -Absolute Specifications

(Notes: 1-5, 14-17) ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$; $V_{\text{DDQ}} = +2.5\text{V} \pm 0.2\text{V}$, $+2.5\text{V} \pm 0.2\text{V}$ for DDR400 device $V_{\text{DDQ}} = +2.6\text{V} \pm 0.1\text{V}$, $+2.5\text{V} \pm 0.1\text{V}$)

AC CHARACTERISTICS			-5B		-5		-6		-7		-75		-8			
PARAMETER		SYM- BOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT S	NOTE S
Access window of DQs from CK/ $\overline{\text{CK}}$		t^{AC}	-0.65	0.65	-0.65	0.65	-0.7	0.7	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	
CK high-level width		t^{CH}	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t^{CK}	30
CK low-level width		t^{CL}	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	t^{CK}	30
Clock cycle time	CL = 3	$t^{\text{CK}}(3)$	5	10	5	10	-	12	-	12	-	12	-	12	ns	52
	CL = 2.5	$t^{\text{CK}}(2.5)$	5	10	6	10	6	12	7	12	7.5	12	8	12	ns	52
	CL = 2	$t^{\text{CK}}(2)$	7.5	10	7.5	10	7.5	12	7.5	12	10	12	10	12	ns	52
DQ and DM input hold time relative to DQS		t^{DH}	0.40		0.40		0.45		0.5		0.5		0.6		ns	26,31
DQ and DM input setup time relative to DQS		t^{DS}	0.40		0.40		0.45		0.5		0.5		0.6		ns	26,31
DQ and DM input pulse width (for each input)		t^{DIPW}	1.75		1.75		1.75		1.75		1.75		2		ns	31
Access window of DQS from CK/ $\overline{\text{CK}}$		t^{DQSCK}	-0.6	0.6	-0.6	0.6	-0.6	0.6	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	
DQS input high pulse width		t^{DQSH}	0.35		0.35		0.35		0.35		0.35		0.35		t^{CK}	
DQS input low pulse width		t^{DQSL}	0.35		0.35		0.35		0.35		0.35		0.35		t^{CK}	
DQS-DQ skew, DQS to last DQ valid, per group, per access		t^{DQSQ}		0.40		0.40		0.45		0.5		0.5		0.6	ns	25,26
Write command to first DQS latching transition		t^{DQSS}	0.72	1.25	0.72	1.25	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	t^{CK}	
DQS falling edge to CK rising - set-up time		t^{DSS}	0.2		0.2		0.2		0.2		0.2		0.2		t^{CK}	

AC CHARACTERISTICS		-5B		-5		-6		-7		-75		-8		UNIT S	NOTE S
PARAMETER	SYM- BOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
DQS falling edge from CK rising - hold time	t_{DSH}	0.2		0.2		0.2		0.2		0.2		0.2		t_{CK}	
Half clock period	t_{HP}	$t_{CH},$ t_{CL}		$t_{CH},$ t_{CL}		$t_{CH},$ t_{CL}		$t_{CH},$ t_{CL}		$t_{CH},$ t_{CL}		$t_{CH},$ t_{CL}		ns	34
Data-out high-impedance window from CK/ $\overline{CK}$	t_{HZ}	-0.65	+0.65	-0.65	+0.65	-0.7	+0.7	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	18
Data-out low-impedance window from CK/ $\overline{CK}$	t_{LZ}	-0.65	+0.65	-0.65	+0.65	-0.7	+0.7	-0.75	+0.75	-0.75	+0.75	-0.8	+0.8	ns	18
Address and control input hold time (fast slew rate)	t_{HF}	0.60		0.60		0.75		0.90		0.90		1.1		ns	14
Address and control input setup time (fast slew rate)	t_{SF}	0.60		0.60		0.75		0.90		0.90		1.1		ns	14
Address and control input hold time (slow slew rate)	t_{HS}	0.70		0.70		0.80		1		1		1.1		ns	14
Address and control input setup time (slow slew rate)	t_{SS}	0.70		0.70		0.80		1		1		1.1		ns	14
LOAD MODE REGISTER command cycle time	t_{MRD}	2		2		2		2		2		2		t_{CK}	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t_{QH}	t_{HP} $-t_{QHS}$		t_{HP} $-t_{QHS}$		t_{HP} $-t_{QHS}$		t_{HP} $-t_{QHS}$		t_{HP} $-t_{QHS}$		t_{HP} $-t_{QHS}$		ns	25, 26
Data hold skew factor	t_{QHS}		0.50		0.50		0.60		0.75		0.75		1	ns	
ACTIVE to PRECHARGE command	t_{RAS}	40	70,000	40	70,000	42	120,000	45	120,000	45	120,000	50	120,000	ns	35
ACTIVE to READ with Auto pre-charge command	t_{RAP}	$t_{RAS}(\text{MIN}) - (\text{burst length} * t_{CK}/2)$												ns	46
ACTIVE to ACTIVE/AUTO REFRESH command period	t_{RC}	60		60		60		65		65		70		ns	
AUTO REFRESH command period	t_{RFC}	70		70		72		75		75		80		ns	50
ACTIVE to READ or WRITE delay	t_{RCD}	15		15		18		15		20		20		ns	
PRECHARGE command period	t_{RP}	15		15		18		15		20		20		ns	
DQS read preamble	t_{RPRE}	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	t_{CK}	42
DQS read postamble	t_{RPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	
ACTIVE bank a to ACTIVE bank b command	t_{RRD}	10		10		12		15		15		15		ns	
DQS write preamble	t_{WPRE}	0.25		0.25		0.25		0.25		0.25		0.25		t_{CK}	
DQS write preamble setup time	t_{WPRES}	0		0		0		0		0		0		ns	20, 21

AC CHARACTERISTICS		-5B		-5		-6		-7		-75		-8			
PARAMETER	SYM-BOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT S	NOTE S
DQS write postamble	t_{WPST}	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	t_{CK}	19
Write recovery time	t_{WR}	15		15		15		15		15		15		ns	
Internal WRITE to READ command delay	t_{WTR}	2		2		2		2		2		2		t_{CK}	
Data valid output window	na	$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		$t_{QH} - t_{DQSQ}$		ns	25
Average periodic refresh interval	t_{REFI}		7.8		7.8		7.8		7.8		7.8		7.8	us	
Terminating voltage delay to VDD	t_{VTD}	0		0		0		0		0		0		ns	
Exit SELF REFRESH to non-READ command	t_{XSNR}	200		200		200		200		200		200		t_{CK}	

SLEW RATE DERATING VALUES

(Notes: 14; notes appear on pages 50-53) 0°C T_A +70°C; V_{DDQ} = +2.5V ±0.2V, V_{DD} = +2.5V ±0.2V for

DDR400 V_{DDQ} = +2.6V ±0.1V, V_{DD} = +2.6V ±0.1V)

	ADDRESS / COMMAND			
SLEW RATE	Δ t _{IS}	Δ t _{IH}	UNITS	NOTES
0.500V / ns	0	0	ps	14
0.400V / ns	+50	+50	ps	14
0.300V / ns	+100	+100	ps	14
0.200V / ns	+150	+150	ps	14

SLEW RATE DERATING VALUES

(Note: 31; notes appear on pages 50-53) (0°C T_A +70°C; V_{DDQ} = +2.5V ±0.2V, V_{DD} = +2.5V ±0.2V for


DDR400 V_{DDQ} = +2.6V ±0.1V, V_{DD} = +2.6V ±0.1V)

	Data, DQS, DM			
SLEW RATE	Δ t _{DS}	Δ t _{DH}	UNITS	NOTES
0.500V / ns	0	0	ps	31
0.400V / ns	+75	+75	ps	31
0.300V / ns	+150	+150	ps	31
0.200V / ns	+225	+225	ps	31

NOTES:

1. All voltages referenced to VSS.
2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.

3. Outputs measured with equivalent load:



NOTES: (continued)

4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/ $\overline{\text{CK}}$), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).

5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).

6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ± 2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed $\pm 25\text{mV}$ for DC error and an additional $\pm 25\text{mV}$ for AC noise.

7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.

8. VID is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.

9. The value of VIX is expected to equal VDDQ/2 of the transmitting device and must track variations in the DC level of the same.

10. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time at CL = 2 for -6, -7 and -8, CL = 2.5 for -75 with the outputs open.

11. Enables on-chip refresh and address counters.

12. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.

13. This parameter is sampled. VDD = +2.5V $\pm 0.2\text{V}$, VDDQ = +2.5V $\pm 0.2\text{V}$, VREF = VSS, f = 100 MHz, T A = 25°C, VOUT(DC) = VDDQ/2, VOUT (peak to peak) = 0.2V. DM input is grouped with I/O pins, reflecting the fact that they are matched in loading.

14. Command/Address input slew rate = 0.5V/ns. For -5, -6, -7 and -75 with slew rates 1V/ns and faster, t_{IS} and t_{IH} are reduced to 900ps. If the slew rate is less than 0.5V/ns, timing must be derated: t_{IS} and t_{IH} has an additional 50ps per each 100mV/ns reduction in slew rate from the 500mV/ns. If the slew rate exceeds 4.5V/ns, functionality is uncertain.

15. The CK/ $\overline{\text{CK}}$ input reference level (for timing referenced to CK/ $\overline{\text{CK}}$) is the point at which CK and $\overline{\text{CK}}$ cross; the input reference level for signals other than CK/ $\overline{\text{CK}}$ is VREF.

16. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $\text{CKE} \cdot 0.3 \times \text{VDDQ}$ is recognized as LOW.

17. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.

18. t_{HZ} and t_{LZ} transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).

19. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this

parameter, but system performance (bus turnaround) will degrade accordingly.

20. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.

21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITES were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on t_{DQSS} .

22. MIN (t_{RC} or t_{RFC}) for IDD measurements is the smallest multiple of t_{CK} that meets the minimum absolute value for the respective parameter. t_{RAS} (MAX) for IDD measurements is the largest multiple of t_{CK} that meets the maximum absolute value for t_{RAS} .

NOTES: (continued)

23. The refresh period 64ms. This equates to an average refresh rate of 7.8 μ s.

24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any given device.

25. The valid data window is derived by achieving other specifications - t_{HP} ($t_{CK}/2$), t_{DQSQ} , and t_{QH} ($t_{QH} = t_{HP} - t_{QHS}$). The data valid window derates directly proportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.

26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-DQ7; and UDQS with DQ8-DQ15.

27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (t_{RFC} [MIN]) else CKE is LOW (i.e., during standby).

28. To maintain a valid level, the transitioning edge of the input must:


- Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
- Reach at least the target AC level.
- After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).

29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..

30. CK and $\overline{CK}$ input slew rate must be $\bullet 1V/ns$.

31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to t_{DS} and t_{DH} for each 100mv/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.

32. VDD must not vary more than 4% if CKE is not active while any bank is active.



NOTES: (continued)

33. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.

34. t_{HP} min is the lesser of t_{CL} minimum and t_{CH} minimum actually applied to the device CK and CK/ inputs, collectively during bank active.

35. READs and WRITEs with auto precharge are not allowed to be issued until $t_{RAS}(\text{MIN})$ can be satisfied prior to the internal precharge command being issued.

36. Applies to x16 only. First DQS (LDQS or UDQS) to transition to last DQ (DQ0-DQ15) to transition valid. Initial JEDEC specifications suggested this to be same as t_{DQSQ} .

37. Normal Output Drive Curves:

- The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.
- The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.
- The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B.
- The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
- The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt, and at the same voltage and temperature.
- The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 Volt.
- On the x4, the QFC# output only has the pull-down characteristics which apply.

38. Reduced Output Drive Curves:

- a) The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure C.
- b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure C.
- c) The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure D.
- d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure D.
- e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 V, and at the same voltage.
- f) The full variation in the ratio of the nominal pull-up to pull-down current should be unity $\pm 10\%$, for device drain-to-source voltages from 0.1V to 1.0 V.

39. The voltage levels used are derived from the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.

40. VIH overshoot: $V_{IH}(MAX) = V_{DDQ} + 1.5V$ for a pulse width $\bullet 3ns$ and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: $V_{IL}(MIN) = -1.5V$ for a pulse width $\bullet 3ns$ and the pulse width can not be greater than 1/3 of the cycle rate.

41. VDD and VDDQ must track each other.

42. Note 42 is not used.

NOTES: (continued)

43. Note 43 is not used.

44. During initialization, VDDQ, VTT, and VREF must be equal to or less than $V_{DD} + 0.3V$. Alternatively, VTT may be 1.35V maximum during power up, even if VDD /VDDQ are 0 volts, provided a minimum of 42 ohms of series resistance is used between the VTT supply and the input pin.

45. Note 45 is not used.

46. $t_{RAP} \bullet t_{RCD}$.

47. Note 47 is not used.

48. Random addressing changing 50% of data changing at every transfer.



49. Random addressing changing 100% of data changing at every transfer.

50. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until t_{REF} later.

51. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."

52. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed

by 200 clock cycles.




MOSEL VITELIC**V58C2256(804/404/164)S**

AC CHARACTERISTICS		-5B		-5		-6		-7		-75		-8			
PARAMETER	SYM-BOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT S	NOTE S
Exit SELF REFRESH to READ command	t _{XSRD}	200		200		200		200		200		200		t _{CK}	


IBIS: I/V Characteristics for Input and Output Buffers

Normal strength driver

- 1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
- 2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.



- 3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
- 4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.



- 5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to $V_{DDQ}/2$
- 6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity $\pm 10\%$, for device drain to source voltages from 0 to $V_{DDQ}/2$

Figure 25. I/V characteristics for input/output buffers: Pull up(above) and pull down(below)

Voltage (V)	Pulldown Current (mA)				Pullup Current (mA)			
	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	6.0	6.8	4.6	9.6	-6.1	-7.6	-4.6	-10.0

0.2	12.2	13.5	9.2	18.2	-12.2	-14.5	-9.2	-20.0
0.3	18.1	20.1	13.8	26.0	-18.1	-21.2	-13.8	-29.8
0.4	24.1	26.6	18.4	33.9	-24.0	-27.7	-18.4	-38.8
0.5	29.8	33.0	23.0	41.8	-29.8	-34.1	-23.0	-46.8
0.6	34.6	39.1	27.7	49.4	-34.3	-40.5	-27.7	-54.4
0.7	39.4	44.2	32.2	56.8	-38.1	-46.9	-32.2	-61.8
0.8	43.7	49.8	36.8	63.2	-41.1	-53.1	-36.0	-69.5
0.9	47.5	55.2	39.6	69.9	-41.8	-59.4	-38.2	-77.3
1.0	51.3	60.3	42.6	76.3	-46.0	-65.5	-38.7	-85.2
1.1	54.1	65.2	44.8	82.5	-47.8	-71.6	-39.0	-93.0
1.2	56.2	69.9	46.2	88.3	-49.2	-77.6	-39.2	-100.6
1.3	57.9	74.2	47.1	93.8	-50.0	-83.6	-39.4	-108.1
1.4	59.3	78.4	47.4	99.1	-50.5	-89.7	-39.6	-115.5
1.5	60.1	82.3	47.7	103.8	-50.7	-95.5	-39.9	-123.0
1.6	60.5	85.9	48.0	108.4	-51.0	-101.3	-40.1	-130.4
1.7	61.0	89.1	48.4	112.1	-51.1	-107.1	-40.2	-136.7
1.8	61.5	92.2	48.9	115.9	-51.3	-112.4	-40.3	-144.2
1.9	62.0	95.3	49.1	119.6	-51.5	-118.7	-40.4	-150.5
2.0	62.5	97.2	49.4	123.3	-51.6	-124.0	-40.5	-156.9
2.1	62.9	99.1	49.6	126.5	-51.8	-129.3	-40.6	-163.2
2.2	63.3	100.9	49.8	129.5	-52.0	-134.6	-40.7	-169.6
2.3	63.8	101.9	49.9	132.4	-52.2	-139.9	-40.8	-176.0
2.4	64.1	102.8	50.0	135.0	-52.3	-145.2	-40.9	-181.3
2.5	64.6	103.8	50.2	137.3	-52.5	-150.5	-41.0	-187.6
2.6	64.8	104.6	50.4	139.2	-52.7	-155.3	-41.1	-192.9
2.7	65.0	105.4	50.5	140.8	-52.8	-160.1	-41.2	-198.2

Table 17. Pull down and pull up current values


Temperature (Tambient)
 Typical 25°C
 Minimum 70°C
 Maximum 0°C

Vdd/Vddq
 Typical 2.5V
 Minimum 2.3V
 Maximum 2.7V


The above characteristics are specified under best, worst and normal process variation/conditions

Half strength driver

1. The nominal pulldown V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of Figure a.
2. The full variation in driver pulldown current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines the of the V-I curve of Figure a.



3. The nominal pullup V-I curve for DDR SDRAM devices will be within the inner bounding lines of the V-I curve of below Figure b.
4. The Full variation in driver pullup current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure b.



5. The full variation in the ratio of the maximum to minimum pullup and pulldown current will not exceed 1.7, for device drain to source voltage from 0 to $V_{DDQ}/2$
6. The Full variation in the ratio of the nominal pullup to pulldown current should be unity $\pm 10\%$, for device drain to source voltages from 0 to $V_{DDQ}/2$

Figure 26. I/V characteristics for input/output buffers: Pull up(above) and pull down(below)

Voltage (V)	Pulldown Current (mA)				Pullup Current (mA)			
	Typical Low	Typical High	Minimum	Maximum	Typical Low	Typical High	Minimum	Maximum
0.1	3.4	3.8	2.6	5.0	-3.5	-4.3	-2.6	-5.0
0.2	6.9	7.6	5.2	9.9	-6.9	-8.2	-5.2	-9.9
0.3	10.3	11.4	7.8	14.6	-10.3	-12.0	-7.8	-14.6
0.4	13.6	15.1	10.4	19.2	-13.6	-15.7	-10.4	-19.2
0.5	16.9	18.7	13.0	23.6	-16.9	-19.3	-13.0	-23.6
0.6	19.6	22.1	15.7	28.0	-19.4	-22.9	-15.7	-28.0
0.7	22.3	25.0	18.2	32.2	-21.5	-26.5	-18.2	-32.2
0.8	24.7	28.2	20.8	35.8	-23.3	-30.1	-20.4	-35.8
0.9	26.9	31.3	22.4	39.5	-24.8	-33.6	-21.6	-39.5
1.0	29.0	34.1	24.1	43.2	-26.0	-37.1	-21.9	-43.2
1.1	30.6	36.9	25.4	46.7	-27.1	-40.3	-22.1	-46.7
1.2	31.8	39.5	26.2	50.0	-27.8	-43.1	-22.2	-50.0
1.3	32.8	42.0	26.6	53.1	-28.3	-45.8	-22.3	-53.1
1.4	33.5	44.4	26.8	56.1	-28.6	-48.4	-22.4	-56.1
1.5	34.0	46.6	27.0	58.7	-28.7	-50.7	-22.6	-58.7
1.6	34.3	48.6	27.2	61.4	-28.9	-52.9	-22.7	-61.4
1.7	34.5	50.5	27.4	63.5	-28.9	-55.0	-22.7	-63.5
1.8	34.8	52.2	27.7	65.6	-29.0	-56.8	-22.8	-65.6
1.9	35.1	53.9	27.8	67.7	-29.2	-58.7	-22.9	-67.7
2.0	35.4	55.0	28.0	69.8	-29.2	-60.0	-22.9	-69.8
2.1	35.6	56.1	28.1	71.6	-29.3	-61.2	-23.0	-71.6
2.2	35.8	57.1	28.2	73.3	-29.5	-62.4	-23.0	-73.3
2.3	36.1	57.7	28.3	74.9	-29.5	-63.1	-23.1	-74.9
2.4	36.3	58.2	28.3	76.4	-29.6	-63.8	-23.2	-76.4
2.5	36.5	58.7	28.4	77.7	-29.7	-64.4	-23.2	-77.7
2.6	36.7	59.2	28.5	78.8	-29.8	-65.1	-23.3	-78.8
2.7	36.8	59.6	28.6	79.7	-29.9	-65.8	-23.3	-79.7

Table 18. Pull down and pull up current values

Temperature (Tambient)


Typical 25°C
 Minimum 70°C
 Maximum 0°C

Vdd/Vddq

Typical 2.5V
 Minimum 2.3V
 Maximum 2.7V


The above characteristics are specified under best, worst and normal process variation/conditions

Figure 36 - DATA INPUT (WRITE) TIMING




DI n = Data In for column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data In are applied in the programmed order following DI n

Figure 37 - DATA OUTPUT (READ) TIMING




1. $t_{DQSQ \text{ max}}$ occurs when DQS is the earliest among DQS and DQ signals to transition.
2. $t_{DQSQ \text{ min}}$ occurs when DQS is the latest among DQS and DQ signals to transition.
3. $t_{DQSQ \text{ nom}}$, shown for reference, occurs when DQS transitions in the center among DQ signal transitions.



Burst Length = 4 in the case shown


Figure 38 - INITIALIZE AND MODE REGISTER SETS



* = VTT is not applied directly to the device, however t_{VTD} must be greater than or equal to zero to avoid device latch-up.

** = t_{MRD} is required before any command can be applied, and 200 cycles of CK are required before a READ command can be applied. The two Auto Refresh commands may be moved to follow the first MRS, but precede the second PRECHARGE ALL command.


Figure 39 - POWER-DOWN MODE



No column accesses are allowed to be in progress at the time Power-Down is entered


* = If this command is a PRECHARGE (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is Active Power Down.

Figure 40 - AUTO REFRESH MODE



* = "Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e. must precharge all active banks)
 PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
 NOP commands are shown for ease of illustration; other valid commands may be possible at these times
 DM, DQ and DQS signals are all "Don't Care"/High-Z for operations shown


Figure 41 - SELF REFRESH MODE



* = Device must be in the "All banks idle" state prior to entering Self Refresh mode


** = tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CLK) are required before a READ command can be applied.

Figure 42 - READ - WITHOUT AUTO PRECHARGE



DO n = Data Out from column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data Out are provided in the programmed order following DO n
 DIS AP = Disable Autoprecharge
 * = "Don't Care", if A10 is HIGH at this point
 PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
 NOP commands are shown for ease of illustration; other commands may be valid at these times

Figure 43 - READ - WITH AUTO PRECHARGE




DO n = Data Out from column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data Out are provided in the programmed order following DO n
 DIS AP = Disable Autoprecharge
 * = "Don't Care", if A10 is HIGH at this point
 PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
 NOP commands are shown for ease of illustration; other commands may be valid at these times

Case 1: $t_{AC}/t_{DQSCK} = \min$

The diagram shows the timing for Case 1. The signals are: /CK, CK, CKE, COMMAND, x4:A0-A9, x8:A0-A8, x16:A0-A7, x4:A11, x8:A9, A11, x16:A8, A9, A11, A10, BA0, BA1, DM, /QFC (optional), DQS, and DQ. The timing parameters are: t_{CK} , t_{CH} , t_{CL} , t_{IS} , t_{IH} , t_{RCD} , t_{RAS} , t_{RC} , t_{RP} , $CL = 2$, t_{QPRE} , t_{QST} , $t_{DQSCK \min}$, t_{RPST} , $t_{LZ \min}$, $t_{HZ \min}$, $t_{AC \min}$, and $t_{DO n}$.


DO n = Data Out from column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data Out are provided in the programmed order following DO n
 DIS AP = Disable Autoprecharge
 * = "Don't Care", if A10 is HIGH at this point
 PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
 NOP commands are shown for ease of illustration; other commands may be valid at these times
 Note that tRCD > tRCD MIN so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)

Figure 45 - WRITE - WITHOUT AUTO PRECHARGE



DI n = Data In for column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data In are applied in the programmed order following DI n
 DIS AP = Disable Autoprecharge
 * = "Don't Care", if A10 is HIGH at this point
 PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address
 NOP commands are shown for ease of illustration; other valid commands may be possible at these times


Figure 46 - WRITE - WITH AUTO PRECHARGE



DON'T CARE

DI n = Data In for column n
 Burst Length = 4 in the case shown
 3 subsequent elements of Data In are applied in the programmed order following DI n
 EN AP = Enable Autoprecharge
 ACT = ACTIVE, RA = Row Address, BA = Bank Address
 NOP commands are shown for ease of illustration; other valid commands may be possible at these times


Figure 47 - BANK WRITE ACCESS



66-Pin TSOP-II (400 mil)

[illegible]

Package Diagram
60-Ball SOC BGA



NOTE:

- 1. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE CONTACT BALLS.
- 2. DIMENSION 'b' IS MEASURED AT THE MAXIMUM BALL DIAMETER, PARALLEL TO PRIMARY DATUM C.
- 3. CONTROLLING DIMENSION : MILLIMETER.
- 4. REFERENCE DOCUMENT : JEDEC MO-233.

SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.20	—	—	0.047
A1	0.30	0.35	0.40	0.012	0.014	0.016
A2	—	—	0.80	—	—	0.031
A3	0.13	0.18	0.23	0.005	0.007	0.009
b	0.40	0.45	0.50	0.016	0.018	0.020
D	12.90	13.00	13.10	0.508	0.512	0.516
D1	11.00 BSC			0.433 BSC		
E	7.90	8.00	8.10	0.311	0.315	0.319
E1	6.40 BSC			0.252 BSC		
F	2.00 BSC			0.079 BSC		
SD	0.50 BSC			0.020 BSC		
SE	0.80 BSC			0.031 BSC		
e1	1.00 BSC			0.039 BSC		
e2	0.80 BSC			0.032 BSC		

WORLDWIDE OFFICES**U.S.A.**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952

TAIWAN

7F, NO. 102
MIN-CHUAN E. ROAD, SEC. 3
TAIPEI
PHONE: 886-2-2545-1213
FAX: 886-2-2545-1209

NO 19 LI HSIN ROAD
SCIENCE BASED IND. PARK
HSIN CHU, TAIWAN, R.O.C.
PHONE: 886-3-579-5888
FAX: 886-3-566-5888

SINGAPORE

10 ANSON ROAD #23-13
INTERNATIONAL PLAZA
SINGAPORE 079903
PHONE: 65-6323-1801
FAX: 65-6323-7013

JAPAN

ONZE 1852 BUILDING 6F
2-14-6 SHINTOMI, CHUO-KU
TOKYO 104-0041
PHONE: 03-3537-1400
FAX: 03-3537-1402

UK & IRELAND

SUITE 50, GROVEWOOD
BUSINESS CENTRE
STRATHCLYDE BUSINESS
PARK
BELLSHILL, LANARKSHIRE,
SCOTLAND, ML4 3NQ
PHONE: 44-1698-748515
FAX: 44-1698-748516

U.S. SALES OFFICES**WEST**

3910 NORTH FIRST STREET
SAN JOSE, CA 95134
PHONE: 408-433-6000
FAX: 408-433-0952

CENTRAL / EAST

604 FIELDWOOD CIRCLE
RICHARDSON, TX 75081
PHONE: 214-352-3775
FAX: 214-904-9029

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC.

MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.