

128Kx8 MONOLITHIC FLASH, SMD 5962-96690

FEATURES


- Access Times of 50*, 60, 70, 90, 120, 150ns
- Packaging
 - 32 lead, Hermetic Ceramic, 0.400" SOJ (Package 101)
 - 32 pin, Hermetic Ceramic, 0.600" DIP (Package 300)
 - 32 lead, Flatpack (Package 220)
 - 32 lead, Formed Flatpack (Package 221)
 - 32 pin, Rectangular Ceramic Leadless Chip Carrier (Package 601)
- 100,000 Erase/Program Cycles Minimum
- Sector Erase Architecture
 - 8 equal size sectors of 16KBytes each
 - Any combination of sectors can be concurrently erased. Also supports full chip erase

- Organized as 128Kx8
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V $\pm$ 10% Supply.
- Low Power CMOS
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Page Program Operation and Internal Program Control Time.


Note: For programming information refer to Flash Programming 1M5 Application Note.

** The access time of 50ns is available in Industrial and Commercial temperature ranges only.*

PIN CONFIGURATION FOR WMF128K8-XXX5




PIN CONFIGURATION FOR WMF128K8-XCLX5



PIN DESCRIPTION

A0-16	Address Inputs
I/O0-7	Data Input/Output
CS	Chip Select
OE	Output Enable
WE	Write Enable
Vcc	+5.0V Power
Vss	Ground



ABSOLUTE MAXIMUM RATINGS (1)

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-2.0 to +7.0	V
Signal voltage range (any pin except A ₉) (2)	-2.0 to +7.0	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Data Retention Mil Temp	10	years
Endurance (write/erase cycles) Mil Temp	10,000 min.	cycles
A ₉ Voltage for sector protect (V _{ID}) (3)	-2.0 to +14.0	V

NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V_{CC} + 0.5V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A₉ pin is -0.5V. During voltage transitions, A₉ may overshoot V_{SS} to -2V for periods of up to 20ns. Maximum DC input voltage on A₉ is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

DC CHARACTERISTICS - CMOS COMPATIBLE


(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		35	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}$		50	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 5.5, $\overline{CS} = V_{IH}, f = 5\text{MHz}$		1.6	mA
Output Low Voltage	V _{OL}	I _{OL} = 8.0 mA, V _{CC} = 4.5		0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}		V
Output High Voltage	V _{OH2}	I _{OH} = -100 μA, V _{CC} = 4.5	V _{CC} - 0.4		V
Low V _{CC} Lock Out Voltage	V _{LK0}		3.2		V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with $\overline{OE}$ at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

AC TEST CIRCUIT




AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance Z₀ = 75 Ω.
V_Z is typically the midpoint of V_{OH} and V_{OL}.
I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{WE}$ CONTROLLED ($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)


Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	tAVAV	tWC	50		60		70		90		120		150		ns
Chip Select Setup Time	tELWL	tCS	0		0		0		0		0		0		ns
Write Enable Pulse Width	tWLWH	tWP	25		30		35		45		50		50		ns
Address Setup Time	tAVWL	tAS	0		0		0		0		0		0		ns
Data Setup Time	tDVWH	tDS	25		30		30		45		50		50		ns
Data Hold Time	tWHDX	tDH	0		0		0		0		0		0		ns
Address Hold Time	tWLAX	tAH	40		45		45		45		50		50		ns
Chip Select Hold Time	tWHEH	tCH	0		0		0		0		0		0		ns
Write Enable Pulse Width High	tWHWL	tWPH	20		20		20		20		20		20		ns
Duration of Byte Programming Operation (min)	tWHWH1		14		14		14		14		14		14		μs
Sector Erase Time	tWHWH2		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery Time Before Write	tGHWL		0		0		0		0		0		0		ns
V _{CC} Setup Time		tVCS	50		50		50		50		50		50		μs
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec
Output Enable Setup Time		tOES	0		0		0		0		0		0		ns
Output Enable Hold Time (1)		tOEH	10		10		10		10		10		10		ns

1. For Toggle and Data Polling.

AC CHARACTERISTICS – READ ONLY OPERATIONS ($V_{CC} = 5.0V$, $V_{SS} = 0V$, $T_A = -55^{\circ}C$ to $+125^{\circ}C$)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	tAVAV	tRC	50		60		70		90		120		150		ns
Address Access Time	tAVQV	tACC		50		60		70		90		120		150	ns
Chip Select Access Time	tELQV	tCE		50		60		70		90		120		150	ns
$\overline{OE}$ to Output Valid	tGLQV	tOE		25		30		35		40		50		55	ns
Chip Select to Output High Z (1)	tEHQZ	tDF		20		20		20		25		30		35	ns
$\overline{OE}$ High to Output High Z (1)	tGHQZ	tDF		20		20		20		25		30		35	ns
Output Hold from Address, $\overline{CS}$ or $\overline{OE}$ Change, whichever is first	tAXQX	tOH	0		0		0		0		0		0		ns


1. Guaranteed by design, not tested.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, $\overline{CS}$ CONTROLLED


(V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55°C to +125°C)

Parameter	Symbol		-50		-60		-70		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	50		60		70		90		120		150		ns
$\overline{WE}$ Setup Time	t _{WLEL}	t _{WS}	0		0		0		0		0		0		ns
$\overline{CS}$ Pulse Width	t _{ELEH}	t _{CP}	25		30		35		45		50		50		ns
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		0		0		0		ns
Data Setup Time	t _{DVEH}	t _{DS}	25		30		30		45		50		50		ns
Data Hold Time	t _{EHDH}	t _{DH}	0		0		0		0		0		0		ns
Address Hold Time	t _{ELAX}	t _{AH}	40		45		45		45		50		50		ns
$\overline{WE}$ Hold from $\overline{WE}$ High	t _{EHWH}	t _{WH}	0		0		0		0		0		0		ns
$\overline{CS}$ Pulse Width High	t _{EHEL}	t _{CPH}	20		20		20		20		20		20		ns
Duration of Programming Operation	t _{WHWH1}		14		14		14		14		14		14		μs
Duration of Erase Operation	t _{WHWH2}		2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	2.2	60	sec
Read Recovery before Write	t _{GHLE}		0		0		0		0		0		0		ns
Chip Programming Time				12.5		12.5		12.5		12.5		12.5		12.5	sec





WRITE/ERASE/PROGRAM OPERATION, $\overline{WE}$ CONTROLLED




NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. I/O7 is the output of the complement of the data written to the device.
4. I/Oout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS




NOTES:

1. SA is the sector address for Sector Erase.




AC WAVEFORMS FOR DATA POLLING DURING EMBEDDED ALGORITHM OPERATIONS





WRITE/ERASE/PROGRAM OPERATION, $\overline{CS}$ CONTROLLED




NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. I/O7 is the output of the complement of the data written to the device.
4. I/Oout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.




PACKAGE 101: 32 LEAD, CERAMIC SOJ



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES


PACKAGE 220: 32 LEAD, CERAMIC FLATPACK



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES




PACKAGE 221: 32 LEAD, FORMED CERAMIC FLATPACK



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES


PACKAGE 300: 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



PACKAGE 601: 32 PIN, RECTANGULAR CERAMIC LEADLESS CHIP CARRIER



32PinCLCCpkgdim.eps

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W M F 128K8 - XXX X X 5 X

LEAD FINISH:

Blank = Gold plated leads

A = Solder dip leads

V_{PP} PROGRAMMING VOLTAGE

5 = 5V

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

DE = 32 Lead Ceramic SOJ (Package 101)

C = 32 Pin Ceramic DIP (Package 300)

FE = 32 Lead Ceramic Flatpack (Package 220)

FF = 32 Lead Formed Ceramic Flatpack (Package 221)

CL = 32 Pin rectangular Ceramic Leadless Chip Carrier (Package 601)


ACCESS TIME (ns)

ORGANIZATION, 128K x 8

Flash

MONOLITHIC

WHITE ELECTRONIC DESIGNS CORP.



DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
128K x 8 Flash Monolithic	16KByte	150ns	32 pin DIP (C)	5962-96690 01HYX
128K x 8 Flash Monolithic	16KByte	120ns	32 pin DIP (C)	5962-96690 02HYX
128K x 8 Flash Monolithic	16KByte	90ns	32 pin DIP (C)	5962-96690 03HYX
128K x 8 Flash Monolithic	16KByte	70ns	32 pin DIP (C)	5962-96690 04HYX
128K x 8 Flash Monolithic	16KByte	60ns	32 pin DIP (C)	5962-96690 05HYX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead SOJ (DE)	5962-96690 01HXX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead SOJ (DE)	5962-96690 02HXX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead SOJ (DE)	5962-96690 03HXX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead SOJ (DE)	5962-96690 04HXX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead SOJ (DE)	5962-96690 05HXX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead Flatpack (FE)	5962-96690 01HTX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead Flatpack (FE)	5962-96690 02HTX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead Flatpack (FE)	5962-96690 03HTX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead Flatpack (FE)	5962-96690 04HTX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead Flatpack (FE)	5962-96690 05HTX
128K x 8 Flash Monolithic	16KByte	150ns	32 lead Formed Flatpack (FF)	5962-96690 01HUX
128K x 8 Flash Monolithic	16KByte	120ns	32 lead Formed Flatpack (FF)	5962-96690 02HUX
128K x 8 Flash Monolithic	16KByte	90ns	32 lead Formed Flatpack (FF)	5962-96690 03HUX
128K x 8 Flash Monolithic	16KByte	70ns	32 lead Formed Flatpack (FF)	5962-96690 04HUX
128K x 8 Flash Monolithic	16KByte	60ns	32 lead Formed Flatpack (FF)	5962-96690 05HUX