

## AT40K05, AT40K10, AT40K20, AT40K40

## 5K – 50K Gates Coprocessor FPGA with FreeRAM™

#### **DATASHEET**

#### **Features**

- Ultra high performance
  - System speeds to 100MHz
  - Array multipliers > 50MHz
  - 10ns flexible SRAM
  - Internal tri-state capability in each cell
- FreeRAM<sup>™</sup>
  - Flexible, single/dual port, synchronous/asynchronous 10ns SRAM
  - 2,048 18,432 bits of distributed SRAM independent of logic cells
- 128 384 PCI compliant I/Os
  - 5V capability
  - Programmable output drive
  - Fast, flexible array access facilitates pin locking
  - Pin-compatible with XC4000 and XC5200 FPGAs
- Eight global clocks
  - Fast, low skew clock distribution
  - Programmable rising/falling edge transitions
  - Distributed clock shutdown capability for low power management
  - Global reset/asynchronous reset options
  - 4 additional dedicated PCI clocks
- Cache Logic<sup>®</sup> dynamic full/partial re-configurability in-system
  - · Unlimited re-programmability via serial or parallel modes
  - Enables adaptive designs
  - Enables fast vector multiplier updates
  - QuickChange<sup>™</sup> tools for fast, easy design changes
- Pin-compatible package options
  - Plastic Leaded Chip Carriers (PLCC)
  - Thin, Plastic Quad Flat Packs (LQFP, TQFP, PQFP)
  - Ball Grid Arrays (BGAs)
- Industry-standard design tools
  - Seamless integration (libraries, interface, full back-annotation) with Concept<sup>®</sup>, Everest, Exemplar<sup>™</sup>, Mentor<sup>®</sup>, OrCAD<sup>®</sup>, Synario<sup>™</sup>, Synopsys<sup>®</sup>, Verilog<sup>®</sup>, Veribest<sup>®</sup>, Viewlogic<sup>®</sup>, Synplicity<sup>®</sup>
  - · Timing driven placement and routing
  - Automatic/Interactive multi-chip partitioning
  - Fast, efficient synthesis
  - Over 75 automatic component generators create 1000s of reusable, Fully Deterministic Logic and RAM functions
- Intellectual property cores
  - Fir Filters, UARTs, PCI, FFT, and other system level functions
- Easy migration to Atmel gate arrays for high volume production
- Supply voltage 5V for AT40K

Table 1. AT40K Series Family<sup>(1)</sup>

Device	AT40K05	AT40K10	AT40K20	AT40K40	
Usable Gates	5K – 10K	10K – 20K	20K – 30K	40K – 50K	
Rows x Columns	16 x 16	24 x 24	32 x 32	48 x 48	
Cells	256	576	1,024	2,304	
Registers	256 <sup>(1)</sup>	576 <sup>(1)</sup>	1,024 <sup>(1)</sup>	2,304 <sup>(1)</sup>	
RAM Bits	2,048	4,608	8,192	18,432	
I/O (Maximum)	128	192	256	384	

Note: 1. Packages with FCK will have eight less registers.

## 1. Description

The AT40K is a family of fully PCI-compliant, SRAM-based FPGAs with distributed 10ns programmable synchronous/asynchronous, dual-port/single-port SRAM, eight global clocks, Cache Logic ability (partially or fully reconfigurable without loss of data), automatic component generators, and range in size from 5,000 to 50,000 usable gates. I/O counts range from 128 to 384 in industry standard packages ranging from 84-pin PLCC to 352-ball Square BGA, and support 5V designs for AT40K.

The AT40K is designed to quickly implement high-performance, large gate count designs through the use of synthesis, and schematic-based tools used on a PC or Sun platform. Atmel's design tools provide seamless integration with industry standard tools such as Synplicity, ModelSim, Exemplar and Viewlogic.

The AT40K can be used as a coprocessor for high-speed (DSP/processor-based) designs by implementing a variety of computation intensive, arithmetic functions. These include adaptive finite impulse response (FIR) filters, fast Fourier transforms (FFT), convolvers, interpolators and discrete-cosine transforms (DCT) that are required for video compression and decompression, encryption, convolution, and other multimedia applications.

#### 1.1 Fast, Flexible and Efficient SRAM

The AT40K FPGA offers a patented distributed 10ns SRAM capability where the RAM can be used without losing logic resources. Multiple independent, synchronous or asynchronous, dual-port or single-port RAM functions (FIFO, scratch pad, etc.) can be created using Atmel's macro generator tool.

### 1.2 Fast, Efficient Array, and Vector Multipliers

The AT40K's patented 8-sided core cell with direct horizontal, vertical, and diagonal cell-to-cell connections implements ultra fast array multipliers without using any busing resources. The AT40K/AT40KLV's Cache Logic capability enables a large number of design coefficients and variables to be implemented in a very small amount of silicon, enabling vast improvement in system speed at much lower cost than conventional FPGAs.

## 1.3 Cache Logic Design

The AT40K, AT6000, and FPSLIC families are capable of implementing Cache Logic (dynamic full/partial logic reconfiguration, without loss of data, on-the-fly) for building adaptive logic and systems. As new logic functions are required, they can be loaded into the logic cache without losing the data already there or disrupting the operation of the rest of the chip; replacing or complementing the active logic. The AT40K can act as a reconfigurable coprocessor.



#### 1.4 Automatic Component Generators

The AT40K FPGA family is capable of implementing user-defined, automatically generated, macros in multiple designs, speed, and functionality are unaffected by the macro orientation or density of the target device. This enables the fastest, most predictable and efficient FPGA design approach and minimizes design risk by reusing already proven functions. The Automatic Component Generators work seamlessly with industry standard schematic and synthesis tools to create the fastest, most efficient designs available.

The patented AT40K series architecture employs a symmetrical grid of small yet powerful cells connected to a flexible busing network. Independently controlled clocks and resets govern every column of cells. The array is surrounded by programmable I/O.

Devices range in size from 5,000 to 50,000 usable gates in the family, and have 256 to 2,304 registers. Pin locations are consistent throughout the AT40K series for easy design migration in the same package footprint. The AT40K series FPGAs utilize a reliable 0.6µ single-poly, CMOS process, and are 100% factory-tested. Atmel's PC-based and workstation-based Integrated Development System (IDS) are used to create AT40K series designs. Multiple design entry methods are supported.

The Atmel architecture was developed to provide the highest levels of performance, functional density and design flexibility in an FPGA. The cells in the Atmel array are small, efficient and can implement any pair of Boolean functions of (the same) three inputs or any single Boolean function of four inputs. The cell's small size leads to arrays with large numbers of cells, greatly multiplying the functionality in each cell. A simple, high-speed busing network provides fast, efficient communication over medium and long distances.



## 2. The Symmetrical Array

At the heart of the Atmel architecture is a symmetrical array of identical cells, see Figure 2-1. The array is continuous from one edge to the other, except for bus repeaters spaced every four cells, see Figure 2-2. At the intersection of each repeater row and column there is a 32 x 4 RAM block accessible by adjacent buses. The RAM can be configured as either a single-ported or dual-ported RAM<sup>(1)</sup>, with either synchronous or asynchronous operation.

Note: 1. The right-most column can only be used as single-port RAM.

Figure 2-1. Symmetrical Array Surrounded by I/O (AT40K20)







Figure 2-2. Floor Plan (Representative Portion)<sup>(1)</sup>



Note: 1. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. This is done automatically using the Integrated Development System (IDS) tool.



## 3. The Busing Network

Figure 3-1 depicts one of five identical busing planes. Each plane has three bus resources: a local-bus resource (the middle bus) and two express-bus (both sides) resources. Bus resources are connected via repeaters. Each repeater has connections to two adjacent local-bus segments and two express-bus segments. Each local-bus segment spans four cells and connects to consecutive repeaters. Each express-bus segment spans eight cells and "leapfrogs" or bypasses a repeater. Repeaters regenerate signals and can connect any bus to any other bus (all pathways are legal) on the same plane. Although not shown, a local bus can bypass a repeater via a programmable pass gate allowing long on-chip tri-state buses to be created. Local/Local turns are implemented through pass gates in the cell-bus interface. Express/Express turns are implemented through separate pass gates distributed throughout the array.


Some of the bus resources on the AT40K are used as a dual-function resources. Table 3-1 shows which buses are used in a dual-function mode and which bus plane is used. The AT40K software tools are designed to accommodate dual-function buses in an efficient manner.

Table 3-1. Dual-function Buses

Function	Туре	Plane(s)	Direction	Comments
Cell Output Enable	Local	5	Horizontal and Vertical	
RAM Output Enable	Express	2	Vertical	Bus full length at array edge. Bus in first column to left of RAM block.
RAM Write Enable	Express	1	Vertical	Bus full length at array edge. Bus in first column to left of RAM block.
RAM Address	Express	1 – 5	Vertical	Buses full length at array edge. Buses in second column to left of RAM block.
RAM Data In	Local	1	Horizontal	Data In connects to local. Bus Plane 1.
RAM Data Out	Local	2	Horizontal	Data out connects to local. Bus Plane 2.
Clocking	Express	4	Vertical	Bus half length at array edge.
Set/Reset	Express	5	Vertical	Bus half length at array edge.



Figure 3-1. Busing Plane (One of Five)






### 4. Cell Connections

Figure 4-1(a) depicts direct connections between a cell and its eight nearest neighbors. Figure 4-1(b) shows the connections between a cell and five horizontal local buses (one per busing plane) and five vertical local buses (one per busing plane).

Figure 4-1. Cell Connections



(a) Cell-to-cell Connections

(b) Cell-to-bus Connections

#### 5. The Cell


Figure 5-1 depicts the AT40K cell. Configuration bits for separate muxes and pass gates are independent. All permutations of programmable muxes and pass gates are legal.  $V_n (V_1 - V_5)$  is connected to the vertical local bus in plane n.  $H_n (H_1 - H_5)$  is connected to the horizontal local bus in plane n. A local/local turn in plane n is achieved by turning on the two pass gates connected to  $V_n$  and  $H_n$ . Pass gates are opened to let signals into the cell from a local bus or to drive a signal out onto a local bus. Signals coming into the logic cell on one local bus plane can be switched onto another plane by opening two of the pass gates. This allows bus signals to switch planes to achieve greater route ability. Up to five simultaneous local/local turns are possible.

The AT40K FPGA core cell is a highly configurable logic block based around two 3-input LUTs (8 x 1 ROM), which can be combined to produce one 4-input LUT. This means that any core cell can implement two functions of three inputs or one function of four inputs. There is a Set/Reset D flip-flop in every cell, the output of which may be tri-stated and fed back internally within the core cell. There is also a 2-to-1 multiplexer in every cell, and an upstream AND gate in the "front end" of the cell. This AND gate is an important feature in the implementation of efficient array multipliers.

With this functionality in each core cell, the core cell can be configured in several modes. The core cell flexibility makes the AT40K architecture well suited to most digital design application areas, see Figure 5-2.



Figure 5-1. The Cell




X = Diagonal Direct Connect or BusY = Orthogonal Direct Connect or Bus

W = Bus Connection Z = Bus Connection FB = Internal Feedback



Figure 5-2. Some Single Cell Modes



Synthesis Mode. This mode is particularly important for the use of VHDL/Verilog design. VHDL/Verilog Synthesis tools generally will produce as their output large amounts of random logic functions. Having a 4-input LUT structure gives efficient random logic optimization without the delays associated with larger LUT structures. The output of any cell may be registered, tri-stated and/or fed back into a core cell.

Arithmetic Mode is frequently used in many designs. As can be seen in the figure, the AT40K core cell can implement a 1-bit full adder (2-input adder with both Carry In and Carry Out) in one core cell. Note that the sum output in this diagram is registered. This output could then be tri-stated and/or fed back into the cell.

**DSP/Multiplier Mode**. This mode is used to efficiently implement array multipliers. An array multiplier is an array of bitwise multipliers, each implemented as a full adder with an upstream AND gate. Using this AND gate and the diagonal interconnects between cells, the array multiplier structure fits very well into the AT40K architecture.

Counter Mode. Counters are fundamental to almost all digital designs. They are the basis of state machines, timing chains and clock dividers. A counter is essentially an increment by one function (i.e., an adder), with the input being an output (or a decode of an output) from the previous stage. A 1-bit counter can be implemented in one core cell. Again, the output can be registered, tri-stated and/or fed back.


**Tri-state/Mux Mode**. This mode is used in many telecommunications applications, where data needs to be routed through more than one possible path. The output of the core cell is very often tri-statable for many inputs to many outputs data switching.



### 6. RAM

32 x 4 dual-ported RAM blocks are dispersed throughout the array, see Figure 6-1. A 4-bit Input Data Bus connects to four horizontal local buses distributed over four sector rows (Plane 1). A 4-bit Output Data Bus connects to four horizontal local buses distributed over four sectors in the same column. A 5-bit Output Address Bus connects to five vertical express buses in the same column. Ain (input address) and Aout (output address) alternate positions in horizontally aligned RAM blocks. For the left-most RAM blocks, Aout is on the left and Ain is on the right. For the right-most RAM blocks, Ain is on the left and Aout is tied off, thus it can only be configured as a single port. For single-ported RAM, Ain is the READ/WRITE address port and Din is the (bi-directional) data port. Right-most RAM blocks can be used only for single-ported memories. WEN and OEN connect to the vertical express buses in the same column.





Reading and writing of the 10ns 32 x 4 dual-port FreeRAM are independent of each other. Reading the 32 x 4 dual-port RAM is completely asynchronous. Latches are transparent; when Load is Logic 1, data flows through; when Load is Logic 0, data is latched. These latches are used to synchronize Write Address, Write Enable Not, and Din signals for a synchronous RAM. Each bit in the 32 x 4 dual-port RAM is also a transparent latch. The front-end latch and the memory latch together form an edge-triggered flip flop. When a nibble (bit = 7) is (Write) addressed and LOAD is Logic 1 and  $\overline{\text{WE}}$  is Logic 0, data flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0 or  $\overline{\text{WE}}$  is Logic 1, data is latched in the nibble. The two CLOCK muxes are controlled together; they both select CLOCK (for a synchronous RAM) or they both select "1" (for an asynchronous RAM). CLOCK is obtained from the clock for the sector-column immediately to the left and immediately above the RAM block. Writing any value to the RAM clear byte during configuration clears the RAM (see the "AT40K Configuration Series" application note at www.atmel.com).



Figure 6-2. RAM Logic





Figure 6-3 shows an example of a RAM macro constructed using the AT40K's FreeRAM cells. The macro shown is a 128 x 8 dual-ported asynchronous RAM. Note the very small amount of external logic required to complete the address decoding for the macro. Most of the logic cells (core cells) in the sectors occupied by the RAM will be unused: they can be used for other logic in the design. This logic can be automatically generated using the macro generators.



Figure 6-3. RAM Example: 128 x 8 Dual-ported RAM (Asynchronous)





## 7. Clocking Scheme

There are eight Global Clock buses (GCK1 – GCK8) on the AT40K FPGA. Each of the eight dedicated Global Clock buses is connected to one of the dual-use Global Clock pins. Any clocks used in the design should use global clocks where possible: this can be done by using Assign Pin Locks to lock the clocks to the Global Clock locations. In addition to the eight Global Clocks, there are four Fast Clocks (FCK1 – FCK4), two per edge column of the array for PCI specification.


Each column of an array has a "Column Clock mux" and a "Sector Clock mux". The Column Clock mux is at the top of every column of an array and the Sector Clock mux is at every four cells. The Column Clock mux is selected from one of the eight Global Clock buses. The clock provided to each sector column of four cells is inverted, non-inverted or tied off to "0", using the Sector Clock mux to minimize the power consumption in a sector that has no clocks. The clock can either come from the Column Clock or from the Plane 4 express bus, see Figure 7-1. The extreme-left Column Clock mux has two additional inputs, FCK1 and FCK2, to provide fast clocking to left-side I/Os. The extreme-right Column Clock mux has two additional inputs as well, FCK3 and FCK4, to provide fast clocking to right-side I/Os.

The register in each cell is triggered on a rising clock edge by default. Before configuration on power-up, constant "0" is provided to each register's clock pins. After configuration on power-up, the registers either set or reset, depending on the user's choice.

The clocking scheme is designed to allow efficient use of multiple clocks with low clock skew, both within a column and across the core cell array.



Figure 7-1. Clocking (for One Column of Cells)





### 8. Set/Reset Scheme


The AT40K family reset scheme is essentially the same as the clock scheme except that there is only one Global Reset. A dedicated Global Set/Reset bus can be driven by any User I/O, except those used for clocking (Global Clocks or Fast Clocks). The automatic placement tool will choose the reset net with the most connections to use the global resources. You can change this by using an RSBUF component in your design to indicate the global reset. Additional resets will use the express bus network.

The Global Set/Reset is distributed to each column of the array. Like Sector Clock mux, there is Sector Set/Reset mux at every four cells. Each sector column of four cells is set/reset by a Plane 5 express bus or Global Set/Reset using the Sector Set/Reset mux, see Figure 8-1. The set/reset provided to each sector column of four cells is either inverted or non-inverted using the Sector Reset mux.

The function of the Set/Reset input of a register is determined by a configuration bit in each cell. The Set/Reset input of a register is active low (Logic 0) by default. Setting or Resetting of a register is asynchronous. Before configuration on power-up, a Logic 1 (a high) is provided by each register (i.e., all registers are set at power-up).



Figure 8-1. Set/Reset (for One Column of Cells)



Any User I/O can Drive Global Set/Reset Lone



### 9. I/O Structure

#### 9.1 PAD

The I/O pad is the one that connects the I/O to the outside world. Note that not all I/Os have pads: the ones without pads are called Unbonded I/Os. The number of unbonded I/Os varies with the device size and package. These unbonded I/Os are used to perform a variety of bus turns at the edge of the array.

#### 9.2 PULL-UP/PULL-DOWN

Each pad has a programmable pull-up and pull-down attached to it. This supplies a weak "1" or "0" level to the pad pin. When all other drivers are off, this control will dictate the signal level of the pad pin.

The input stage of each I/O cell has a number of parameters that can be programmed either as properties in schematic entry or in the I/O Pad Attributes editor in IDS.

#### 9.3 TTL/CMOS

The threshold level can be set to either TTL/CMOS-compatible levels.

#### 9.4 SCHMITT

A Schmitt trigger circuit can be enabled on the inputs. The Schmitt trigger is a regenerative comparator circuit that adds 1V hysteresis to the input. This effectively improves the rise and fall times (leading and trailing edges) of the incoming signal and can be useful for filtering out noise.

#### 9.5 DELAYS

The input buffer can be programmed to include four different intrinsic delays as specified in the AC timing characteristics. This feature is useful for meeting data hold requirements for the input signal.

#### 9.6 DRIVE

The output drive capabilities of each I/O are programmable. They can be set to FAST, MEDIUM or SLOW (using IDS tool). The FAST setting has the highest drive capability (20mA at 5V) buffer and the fastest slew rate. MEDIUM produces a medium drive (14mA at 5V) buffer, while SLOW yields a standard (6mA at 5V) buffer.

#### 9.7 TRI-STATE

The output of each I/O can be made tri-state (0, 1, or Z), open source (1 or Z) or open drain (0 or Z) by programming an I/O's Source Selection mux. Of course, the output can be normal (0 or 1), as well.

#### 9.8 SOURCE SELECTION MUX

The Source Selection mux selects the source for the output signal of an I/O, see Figure 9-1.

### 9.9 Primary, Secondary, and Corner I/Os

The AT40K has three kinds of I/Os: Primary I/O, Secondary I/O and a Corner I/O. Every edge cell except corner cells on the AT40K has access to one Primary I/O and two Secondary I/Os.



#### 9.10 Primary I/O

Every logic cell at the edge of the FPGA array has a direct orthogonal connection to and from a Primary I/O cell. The Primary I/O interfaces directly to its adjacent core cell. It also connects into the repeaters on the row immediately above and below the adjacent core cell. In addition, each Primary I/O also connects into the busing network of the three nearest edge cells. This is an extremely powerful feature, as it provides logic cells toward the center of the array with fast access to I/Os via local and express buses. It can be seen from the diagram that a given Primary I/O can be accessed from any logic cell on three separate rows or columns of the FPGA. See Figure 9-1 and Figure 9-2.

#### 9.11 Secondary I/O

Every logic cell at the edge of the FPGA array has two direct diagonal connections to a Secondary I/O cell. The Secondary I/O is located between core cell locations. This I/O connects on the diagonal inputs to the cell above and the cell below. It also connects to the repeater of the cell above and below. In addition, each Secondary I/O also connects into the busing network of the two nearest edge cells. This is an extremely powerful feature, as it provides logic cells toward the center of the array with fast access to I/Os via local and express buses. It can be seen from the diagram that a given Secondary I/O can be accessed from any logic cell on two rows or columns of the FPGA. See Figure 9-1 and Figure 9-2.

#### 9.12 Corner I/O


Logic cells at the corner of the FPGA array have direct-connect access to five separate I/Os:

- Two Primary
- Two Secondary
- One Corner I/O


Corner I/Os are like an extra Secondary I/O at each corner of the array. With the inclusion of Corner I/Os, an AT40K FPGA with n x n core cells always has 8n I/Os. As the diagram shows, Corner I/Os can be accessed both from the corner logic cell and the horizontal and vertical busing networks running along the edges of the array. This means that many different edge logic cells can access the Corner I/Os. See Figure 9-3.



Figure 9-1. West I/O (Mirrored for East I/O) AT40K




## (a) Primary I/O




(b) Secondary I/O



Figure 9-2. South I/O (Mirrored for North I/O) AT40K






(a) Secondary I/O



Figure 9-3. Northwest Corner (Similar for NE/SE/SW Corners) AT40K





## 10. Electrical Specifications

### 10.1 Absolute Maximum Ratings — 5V Commercial/Industrial\* AT40K

Operating	Temperature
Storage T	emperature65°C to 150°C
	n Any Pin pect to Ground0.5V to V <sub>CC</sub> 7.0V
Supply Vo	oltage (V <sub>CC</sub> )0.5V to 7.0V
Maximum	Soldering Temp. (10 sec. @ 1/16 in.)250°C
ESD (R <sub>ZA</sub>	<sub>P</sub> = 1.5K, C <sub>ZAP</sub> = 100pF)

\*Notice: Stresses beyond those listed under
Absolute Maximum Ratings may cause
permanent damage to the device. This is a
stress rating only and functional operation
of the device at these or any other
conditions beyond those listed under
operating conditions is not implied.
Exposure to Absolute Maximum Rating
conditions for extended periods of time may
affect device reliability.

## 10.2 DC and AC Operating Range — 5V Operation AT40K

		Commercial -2	Industrial -2	Military -2		
Operating Temperature (Case)		0°C to 70°C	-40°C to 85°C	-55°C to 125°C		
V <sub>CC</sub> Power Supply		5V ± 5%	5V ± 10%	5V ± 10%		
Input Voltage Level (TTL)	High (V <sub>IHT</sub> )	2.0V to V <sub>CC</sub>	2.0V to V <sub>CC</sub>	2.0V to V <sub>CC</sub>		
Input Voltage Level (TTL)	Low (V <sub>ILT</sub> )	0V to 0.8V	0V to 0.8V	0V to 0.8V		
Input Voltage Level (CMOS)	High (V <sub>IHC</sub> )	70% to 100% V <sub>CC</sub>	70% to 100% V <sub>CC</sub>	70% to 100% V <sub>CC</sub>		
Input Voltage Level (CMOS)	Low (V <sub>ILC</sub> )	0 to 30% V <sub>CC</sub>	0 to 30% V <sub>CC</sub>	0 to 30% V <sub>CC</sub>		



## 10.3 DC Characteristics — 5V Operation Commercial/Industrial/Military AT40K

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Units
V	Lligh lovel Input Voltage	CMOS	70% V <sub>CC</sub>			V
V <sub>IH</sub>	High-level Input Voltage	TTL	2.0			V
V	Low-level Input Voltage	CMOS	-0.3		30% V <sub>CC</sub>	V
V <sub>IL</sub>	Low-level input voltage	TTL	-0.3		0.8	V
		$I_{OH} = 6mA$ $V_{CC} = V_{CC} Minimum$	Ind. = 3.15 4.0 Con = 3.325			V
V <sub>OH</sub>	High-level Output Voltage	$I_{OH} = 14mA$ $V_{CC} = V_{CC}$ Minimum	Ind. = 3.15 4.0 Con = 3.325			V
		I <sub>OH</sub> = 20mA Commercial = 4.75V Industrial/Military = 4.5V	Ind. = 3.15 4.0 Con = 3.325			V
	Low-level Output Voltage	I <sub>OL</sub> = -6mA Commercial = 4.75V Industrial/Military = 4.5V			0.4	V
V <sub>OL</sub>		I <sub>OL</sub> = -14mA Commercial = 4.75V Industrial/Military = 4.5V			0.4	V
		I <sub>OL</sub> = -20mA Commercial = 4.75V Industrial/Military = 4.5V			0.4	V
	Lligh level langet Commant	V <sub>IN</sub> = V <sub>CC</sub> Maximum			10.0	μA
I <sub>IH</sub>	High-level Input Current	With pull-down, V <sub>IN</sub> = V <sub>CC</sub>	125.0	250.0	500.0	μA
		$V_{IN} = V_{SS}$	-10.0			μΑ
I <sub>IL</sub>	Low-level Input Current	With pull-up, $V_{IN} = V_{SS}$	CON = -1mA to -250µA	-250.0	CON = -1mA to -250µA	μA
	High-level Tri-state Output	Without pull-down, $V_{IN} = V_{CC}$			10.0	μA
I <sub>OZH</sub>	Leakage Current	With pull-down, $V_{IN} = V_{CC}$	125.0	250.0	500.0	μA
I.	Low-level Tri-state Output	Without pull-up, $V_{IN} = V_{SS}$ Maximum	-10.0			μA
l <sub>OZL</sub>	Leakage Current	With pull-up, $V_{IN} = V_{SS}$ Maximum	-500.0	-250.0	-125.0	μA
I <sub>CC</sub>	Standby Current Consumption	Standby, unprogrammed		0.6	1.0	mA
C <sub>IN</sub>	Input Capacitance	All pins			10.0	pF



## 10.4 AC Timing Characteristics — 5V Operation AT40K

Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}$  = 4.75V, temperature = 70°C Minimum times based on best case:  $V_{CC}$  = 5.25V, temperature = 0°C Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Cell Function	Parameter	Path	-2	Units	Notes
Core				'	
2-input Gate	t <sub>PD</sub> (Maximum)	$x/y \rightarrow x/y$	1.8	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	$x/y/z \rightarrow x/y$	2.1	ns	1 unit load
3-input Gate	t <sub>PD</sub> (Maximum)	$x/y/w \rightarrow x/y$	2.2	ns	1 unit load
4-input Gate	t <sub>PD</sub> (Maximum)	$x/y/w/z \rightarrow x/y$	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$y \rightarrow y$	1.4	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$x \rightarrow y$	1.7	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$y \rightarrow x$	1.8	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$X \rightarrow X$	1.5	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$W \rightarrow Y$	2.2	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$W \rightarrow X$	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$z \rightarrow y$	2.3	ns	1 unit load
Fast Carry	t <sub>PD</sub> (Maximum)	$Z \rightarrow X$	1.7	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	$q \rightarrow x/y$	1.8	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	$R \rightarrow x/y$	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	$S \rightarrow x/y$	2.2	ns	1 unit load
DFF	t <sub>PD</sub> (Maximum)	$q \rightarrow w$	1.8	ns	
Incremental -> L	t <sub>PD</sub> (Maximum)	$x/y \rightarrow L$	1.5	ns	1 unit load
Local Output Enable	t <sub>PZX</sub> (Maximum)	oe → L	1.4	ns	1 unit load
Local Output Enable	t <sub>PXZ</sub> (Maximum)	oe → L	1.8	ns	



### 10.5 AC Timing Characteristics — 5V Operation AT40K

Delays are based on fixed loads and are described in the notes.

Maximum times based on worst case:  $V_{CC}$  = 4.75V, temperature = 70°C

Minimum times based on best case:  $V_{CC}$  = 5.25V, temperature = 0°C

Maximum delays are the average of  $t_{\text{PDLH}}$  and  $t_{\text{PDHL}}$ .

All input IO characteristics measured from a  $V_{IH}$  of 50% of  $V_{DD}$  at the pad (CMOS threshold) to the internal  $V_{IH}$  of 50% of  $V_{CC}$ . All output IO characteristics are measured as the average of  $t_{PDLH}$  and  $t_{PDHL}$  to the pad  $V_{IH}$  of 50% of  $V_{CC}$ .

Cell Function	Parameter	Path	-2	Units	Notes				
Repeaters									
Repeater	t <sub>PD</sub> (Maximum)	$L \rightarrow E$	1.3	ns	1 unit load				
Repeater	t <sub>PD</sub> (Maximum)	$E \rightarrow E$	1.3	ns	1 unit load				
Repeater	t <sub>PD</sub> (Maximum)	$L \rightarrow L$	1.3	ns	1 unit load				
Repeater	t <sub>PD</sub> (Maximum)	$E \rightarrow L$	1.3	ns	1 unit load				
Repeater	t <sub>PD</sub> (Maximum)	E → IO	0.8	ns	1 unit load				
Repeater	t <sub>PD</sub> (Maximum)	L → IO	0.8	ns	1 unit load				

All input IO characteristics measured from a  $V_{IH}$  of 50% at the pad (CMOS threshold) to the internal  $V_{IH}$  of 50% of  $V_{CC}$ . All output IO characteristics are measured as the average of  $t_{PDLH}$  and  $t_{PDHL}$  to the pad  $V_{IH}$  of 50% of  $V_{CC}$ .

Cell Function	Parameter	Path	-2	Units	Notes
Ю					
Input	t <sub>PD</sub> (Maximum)	pad $\rightarrow$ x/y	1.2	ns	No extra delay
Input	t <sub>PD</sub> (Maximum)	pad → x/y	3.6	ns	1 extra delay
Input	t <sub>PD</sub> (Maximum)	pad $\rightarrow$ x/y	7.3	ns	2 extra delays
Input	t <sub>PD</sub> (Maximum)	pad $\rightarrow$ x/y	10.8	ns	3 extra delays
Output, Slow	t <sub>PD</sub> (Maximum)	$x/y/E/L \rightarrow pad$	5.9	ns	50pf load
Output, Medium	t <sub>PD</sub> (Maximum)	x/y/E/L → pad	4.8	ns	50pf load
Output, Fast	t <sub>PD</sub> (Maximum)	$x/y/E/L \rightarrow pad$	3.9	ns	50pf load
Output, Slow	t <sub>PZX</sub> (Maximum)	oe → pad	6.2	ns	50pf load
Output, Slow	t <sub>PXZ</sub> (Maximum)	oe → pad	1.3	ns	50pf load
Output, Medium	t <sub>PZX</sub> (Maximum)	oe → pad	4.8	ns	50pf load
Output, Medium	t <sub>PXZ</sub> (Maximum)	oe → pad	1.9	ns	50pf load
Output, Fast	t <sub>PZX</sub> (Maximum)	oe → pad	3.7	ns	50pf load
Output, Fast	t <sub>PXZ</sub> (Maximum)	oe → pad	1.6	ns	50pf load



#### 10.6 AC Timing Characteristics — 5V Operation AT40K

Delays are based on fixed loads and are described in the notes.

Maximum times based on worst case:  $V_{CC} = 4.75V$ , temperature =  $70^{\circ}C$ 

Minimum times based on best case:  $V_{CC}$  = 5.25V, temperature = 0°C

Maximum delays are the average of  $t_{\text{PDLH}}$  and  $t_{\text{PDHL}}$ .

Clocks and Reset Input buffers are measured from a  $V_{IH}$  of 1.5V at the input pad to the internal  $V_{IH}$  of 50% of  $V_{CC}$ . Maximum times for clock input buffers and internal drivers are measured for rising edge delays only.

Cell Function	Parameter	Path	Device	-2	Units	Notes
Global Clocks and Set	/Reset					
GCLK Input Buffer	t <sub>PD</sub> (Maximum)	pad → clock pad → clock pad → clock pad → clock	AT40K05 AT40K10 AT40K20 AT40K40	1.1 1.2 1.2 1.4	ns ns ns ns	Rising edge clock
FCLK Input Buffer	t <sub>PD</sub> (Maximum)	pad → clock pad → clock pad → clock pad → clock	AT40K05 AT40K10 AT40K20 AT40K40	0.7 0.8 0.8 0.8	ns ns ns ns	Rising edge clock
Clock Column Driver	t <sub>PD</sub> (Maximum)	$\begin{aligned} & \text{clock} \rightarrow \text{colclk} \\ & \text{clock} \rightarrow \text{colclk} \\ & \text{clock} \rightarrow \text{colclk} \\ & \text{clock} \rightarrow \text{colclk} \end{aligned}$	AT40K05 AT40K10 AT40K20 AT40K40	0.8 0.9 1.0 1.1	ns ns ns ns	Rising edge clock
Clock Sector Driver	t <sub>PD</sub> (Maximum)	$\begin{aligned} & \text{colclk} \rightarrow \text{secclk} \\ & \text{colclk} \rightarrow \text{secclk} \\ & \text{colclk} \rightarrow \text{secclk} \\ & \text{colclk} \rightarrow \text{secclk} \end{aligned}$	AT40K05 AT40K10 AT40K20 AT40K40	0.5 0.5 0.5 0.5	ns ns ns ns	Rising edge clock
GSRN Input Buffer	t <sub>PD</sub> (Maximum)	pad → GSRN pad → GSRN pad → GSRN pad → GSRN	AT40K05 AT40K10 AT40K20 AT40K40	3.0 3.7 4.3 5.6	ns ns ns ns	From any pad to Global Set/Reset network
Global Clock to Output	Global Clock to Output		AT40K05 AT40K10 AT40K20 AT40K40	8.3 8.4 8.6 8.8	ns ns ns	Rising edge clock Fully loaded clock tree Rising edge DFF 20mA output buffer 50pf pin load
Fast Clock to Output	t <sub>PD</sub> (Maximum)	clock pad $\rightarrow$ out clock pad $\rightarrow$ out clock pad $\rightarrow$ out clock pad $\rightarrow$ out	AT40K05 AT40K10 AT40K20 AT40K40	7.9 8.0 8.1 8.3	ns ns ns	Rising edge clock Fully loaded clock tree Rising edge DFF 20mA output buffer 50pf pin load



## 10.7 AC Timing Characteristics — 5V Operation AT40K


Delays are based on fixed loads and are described in the notes. Maximum times based on worst case:  $V_{CC}$  = 4.75V, temperature = 70°C Minimum times based on best case:  $V_{CC}$  = 5.25V, temperature = 0°C Maximum delays are the average of  $t_{PDLH}$  and  $t_{PDHL}$ .

Cell Function	Parameter	Path	-2	Units	Notes
Async RAM					
Write	t <sub>WECYC</sub> (Minimum)	cycle time	8.0	ns	
Write	t <sub>WEL</sub> (Minimum)	we	3.0	ns	Pulse width low
Write	t <sub>WEH</sub> (Minimum)	we	3.0	ns	Pulse width high
Write	t <sub>AWS</sub> (Minimum)	wr addr setup → we	2.0	ns	
Write	t <sub>AWH</sub> (Minimum)	wr addr hold $\rightarrow$ we	0.0	ns	
Write	t <sub>DS</sub> (Minimum)	$din\;setup\towe$	2.0	ns	
Write	t <sub>DH</sub> (Minimum)	$din\ hold \rightarrow we$	0.0	ns	
Write/Read	t <sub>DD</sub> (Maximum)	din → dout	4.6	ns	rd addr = wr addr
Read	t <sub>AD</sub> (Maximum)	rd addr → dout	3.1	ns	
Read	t <sub>OZX</sub> (Maximum)	oe → dout	1.6	ns	
Read	t <sub>OXZ</sub> (Maximum)	oe → dout	2.0	ns	
Sync RAM					
Write	t <sub>CYC</sub> (Minimum)	cycle time	8.0	ns	
Write	t <sub>CLKL</sub> (Minimum)	clk	3.0	ns	Pulse width low
Write	t <sub>CLKH</sub> (Minimum)	clk	3.0	ns	Pulse width high
Write	t <sub>WCS</sub> (Minimum)	we setup $\rightarrow$ clk	2.0	ns	
Write	t <sub>WCH</sub> (Minimum)	we hold $\rightarrow$ clk	0.0	ns	
Write	t <sub>ACS</sub> (Minimum)	wr addr setup $\rightarrow$ clk	2.0	ns	
Write	t <sub>ACH</sub> (Minimum)	wr addr hold $\rightarrow$ clk	0.0	ns	
Write	t <sub>DCS</sub> (Minimum)	wr data setup → clk	2.0	ns	
Write	t <sub>DCH</sub> (Minimum)	wr data hold $\rightarrow$ clk	0.0	ns	
Write/Read	t <sub>CD</sub> (Maximum)	clk → dout	3.5	ns	rd addr = wr addr
Read	t <sub>AD</sub> (Maximum)	rd addr → dout	3.1	ns	
Read	t <sub>OZX</sub> (Maximum)	oe → dout	1.6	ns	
Read	t <sub>OXZ</sub> (Maximum)	oe → dout	2.0	ns	




# 11. FreeRAM Asynchronous Timing Characteristics


## 11.1 Single-port Write/Read



## 11.2 Dual-port Write with Read




## 11.3 Dual-port Read






# 12. FreeRAM Synchronous Timing Characteristics

## 12.1 Single-port Write/Read



## 12.2 Dual-port Write with Read





## 12.3 Dual-port Read






Table 12-1. Bottom Side (Left to Right)

AT40K05	AT40K10	AT40K20	AT40K40				Bottom	Side (Left	to Right)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(1)</sup>	352 SBGA <sup>(2)</sup>
VCC	VCC	VCC	VCC	33	28	25	37	41	55	61	228	VCC <sup>(1)</sup>
M2	M2	M2	M2	34	29	26	38	42	56	62	227	AC23
I/O33, GCK3	I/O49, GCK3	I/O65, GCK3	I/O97, GCK3	35	30	27	39	43	57	63	226	AE24
I/O34 (HDC)	I/O50 (HDC)	I/O66 (HDC)	I/O98 (HDC)	36	31	28	40	44	58	64	225	AD23
I/O35	I/O51	I/O67	I/O99				41	45	59	65	224	AC22
I/O36	I/O52	I/O68	I/O100				42	46	60	66	223	AF24
I/O37	I/O53	I/O69	I/O101		32	29	43	47	61	67	222	AD22
I/O38 (LDC)	I/O54 (LDC)	I/O70 (LDC)	I/O102 (LDC)	37	33	30	44	48	62	68	221	AE23
			GND									
			I/O103									
			I/O104									
			I/O105									AC21
			I/O106									AD21
		I/O71	I/O107								220	AE22
		I/O72	I/O108								219	AF23
		VCC	VCC									VCC <sup>(1)</sup>
		GND	GND									GND <sup>(1)</sup>
I/O39	I/O55	I/O73	I/O109					49	63	69	218	AD20
I/O40	I/O56	I/O74	I/O110					50	64	70	217	AE21
	I/O57	I/O75	I/O111						65	71	216	AF21
	I/O58	I/O76	I/O112						66	72	215	AC19
			I/O113									
			I/O114									
			GND									
		I/O77	I/O115									
		I/O78	I/O116									
	I/O59	I/O79	I/O117							73	214	AD19
	I/O60	I/O80	I/O118							74	213	AE20
			I/O119								212	AF20
			I/O120								211	AC18
GND Notes: 1	GND	GND	GND	1 a ma a 11: : 1	a.a.a.a.a.a.a.a.a.a.a.a.a.a.a.a.a.a.a.	0	45	51	67	75	210	GND <sup>(1)</sup>



Table 12-1. Bottom Side (Left to Right) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40				Bottom	Side (Left	to Right)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(1)</sup>	352 SBGA <sup>(2)</sup>
1/041	I/O61	I/O81	I/O121				46	52	68	76	209	AD18
1/042	1/062	I/O82	I/O122				47	53	69	77	208	AE19
1/043	I/O63	I/O83	I/O123	38	34	31	48	54	70	78	207	AC17
1/044	I/O64	I/O84	I/O124	39	35	32	49	55	71	79	206	AD17
	VCC	VCC	VCC							80	204	VCC <sup>(1)</sup>
	1/065	I/O85	I/O125						72	81	203	AE18
	1/066	I/O86	I/O126						73	82	202	AF18
			GND									
			I/O127									
			I/O128									
			I/O129									AC16
			I/O130									AD16
		I/O87	I/O131								201	AE17
		I/O88	I/O132								200	AE16
		GND	GND							83		GND <sup>(1)</sup>
			VCC									VCC <sup>(1)</sup>
		I/O89	I/O133								199	AF16
		I/O90	I/O134								198	AC15
	1/067	I/O91	I/O135							84	197	AD15
	I/O68	I/O92	I/O136							85	196	AE15
I/O45	I/O69	I/O93	I/O137		36	33	50	56	74	86	195	AF15
I/O46	I/O70	I/O94	I/O138		37	34	51	57	75	87	194	AD14
			GND									
			I/O139									
			I/O140									
			I/O141									
			I/O142									
I/O47 (D15)	I/O71 (D15)	I/O95 (D15)	I/O143 (D15)	40	38	35	52	58	76	88	193	AE14
I/O48 (INIT)	I/O72 (INIT)	I/O96 (INIT)	I/O144 (INIT)	41	39	36	53	59	77	89	192	AF14
VCC	VCC	VCC	VCC	42	40	37	54	60	78	90	191	VCC <sup>(1)</sup>
GND	GND	GND	GND	43	41	38	55	61	79	91	190	GND <sup>(1)</sup>



Table 12-1. Bottom Side (Left to Right) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40	Bottom Side (Left to Right)								
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(1)</sup>	352 SBGA <sup>(2)</sup>
1/049	I/O73	1/097	I/O145	44	42	39	56	62	80	92	189	AE13
(D14)	(D14)	(D14)	(D14)	77	74	00	30	02	00	JZ	100	ALIO
I/O50 (D13)	I/O74 (D13)	I/O98 (D13)	I/O146 (D13)	45	43	40	57	63	81	93	188	AC13
			I/O147									
			I/O148									
			I/O149									
			I/O150									
			GND									
I/O51	I/O75	I/O99	I/O151		44	41	58	64	82	94	187	AD13
I/O52	I/O76	I/O100	I/O152		45	42	59	65	83	95	186	AF12
	I/O77	I/O101	I/O153						84	96	185	AE12
	I/O78	I/O102	I/O154						85	97	184	AD12
		I/O103	I/O155								183	AC12
		I/O104	I/O156								182	AF11
			VCC									VCC <sup>(1)</sup>
		GND	GND							98		GND <sup>(1)</sup>
		I/O105	I/O157								181	AE11
		I/O106	I/O158								180	AD11
			I/O159									AE10
			I/O160									AC11
			I/O161									
			I/O162									
			GND									
	I/O79	I/O107	I/O163							99	179	AF9
	I/O80	I/O108	I/O164							100	178	AD10
	VCC	VCC	VCC							101	177	VCC <sup>(1)</sup>
I/O53 (D12)	I/O81 (D12)	I/O109 (D12)	I/O165 (D12)	46	46	43	60	66	86	102	175	AE9
I/O54 (D11)	I/O82 (D11)	I/O110 (D11)	I/O166 (D11)	47	47	44	61	67	87	103	174	AD9
I/O55	I/O83	I/O111	I/O167				62	68	88	104	173	AC10
I/O56	I/O84	I/O112	I/O168				63	69	89	105	172	AF7
GND	GND	GND	GND				64	70	90	106	171	GND <sup>(1)</sup>
Notes: 1	Dodo Joho	olod CND or	VCC are in	tornally b	andad ta	Cround	or VCC n	lange with	nin tha na	okaga		



Table 12-1. Bottom Side (Left to Right) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40	Bottom Side (Left to Right)								
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(1)</sup>	352 SBGA <sup>(2)</sup>
		I/O113	I/O169								170	AE8
		I/O114	I/O170								169	AD8
	I/O85	I/O115	I/O171							107	168	AC9
	I/O86	I/O116	I/O172							108	167	AF6
			I/O173									
			I/O174									
			GND									
			I/O175									
			I/O176									
	I/O87	I/O117	I/O177						91	109	166	AE7
	I/O88	I/O118	I/O178						92	110	165	AD7
I/O57	I/O89	I/O119	I/O179					71	93	111	164	AE6
I/O58	I/O90	I/O120	I/O180					72	94	112	163	AE5
		GND	GND									GND <sup>(1)</sup>
		VCC	VCC									VCC <sup>(1)</sup>
		I/O121	I/O181								162	AD6
		I/O122	I/O182								161	AC7
I/O59 (D10)	I/O91 (D10)	I/O123 (D10)	I/O183 (D10)	48	48	45	65	73	95	113	160	AF4
I/O60 (D9)	I/O92 (D9)	I/O124 (D9)	I/O184 (D9)	49	49	46	66	74	96	114	159	AF3
			I/O185									AE4
			I/O186									AC6
			GND									
			I/O187									
			I/O188									
I/O61	I/O93	I/O125	I/O189				67	75	97	115	158	AD5
I/O62	I/O94	I/O126	I/O190				68	76	98	116	157	AE3
I/O63 (D8)	I/O95 (D8)	I/O127 (D8)	I/O191 (D8)	50	50	47	69	77	99	117	156	AD4
I/O64, GCK4	I/O96, GCK4	I/O128, GCK4	I/O192, GCK4	51	51	48	70	78	100	118	155	AC5
GND	GND	GND	GND	52	52	49	71	79	101	119	154	GND <sup>(1)</sup>
CON	CON	CON	CON	53	53	50	72	80	103	120	153	AD3



Table 12-2. Right Side (Bottom to Top)

AT40K05	AT40K10	AT40K20	AT40K40	Right Side (Bottom to Top)									
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>	
VCC	VCC	VCC	VCC	54	54	51	73	81	106	121	152	VCC <sup>(1)</sup>	
RESET	RESET	RESET	RESET	55	55	52	74	82	108	122	151	AC4	
I/O65 (D7)	I/O97 (D7)	I/O129 (D7)	I/O193 (D7)	56	56	53	75	83	109	123	150	AD2	
I/O66, GCK5	I/O98, GCK5	I/O130, GCK5	I/O194, GCK5	57	57	54	76	84	110	124	149	AC3	
I/O67	I/O99	I/O131	I/O195				77	85	111	125	148	AB4	
I/O68	I/O100	I/O132	I/O196				78	86	112	126	147	AD1	
		I/O133	I/O197									AB3	
		I/O134	I/O198									AC2	
			GND										
	I/O101	I/O135	I/O199							127	146	AA4	
	I/O102	I/O136	I/O200							128	145	AA3	
			I/O201										
			I/O202										
			I/O203								144	AB2	
			I/O204								143	AC1	
		VCC	VCC									VCC <sup>(1)</sup>	
		GND	GND									GND <sup>(1)</sup>	
I/O69 (D6)	I/O103 (D6)	I/O137 (D6)	I/O205 (D6)	58	58	55	79	87	113	129	142	Y3	
I/O70	I/O104	I/O138	I/O206		59	56	80	88	114	130	141	AA2	
I/O71	I/O105	I/O139	I/O207					89	115	131	140	AA1	
I/O72	I/O106	I/O140	I/O208					90	116	132	139	W4	
			I/O209										
			I/O210										
			GND										
			I/O211										
			I/O212										
	I/O107	I/O141	I/O213						117	133	138	W3	
	I/O108	I/O142	I/O214						118	134	137	Y2	
		I/O143	I/O215								136	Y1	
		I/O144	I/O216								135	V4	
GND	GND	GND	GND				81	91	119	135	134	GND <sup>(1)</sup>	



Table 12-2. Right Side (Bottom to Top) (Continued)

128   100	AT40K05	AT40K10	AT40K20	AT40K40				Right Si	de (Bottor	n to Top)			
1/10	128 I/O	192 I/O	256 I/O	384 I/O								304 PQFP <sup>(2)</sup>	
	120 110												
NO73, FCK3   F													
VCC		I/O111,	I/O147,	I/O219,				82	92	120			
10075	1/074	I/O112	I/O148	I/O220				83	93	121	139	130	U3
(D5) (D5) (D5) (D5) (D5) S9 00 97 84 94 122 141 127 V2  10076 1/0114 (CS0) (CS		VCC	VCC	VCC							140	129	VCC <sup>(1)</sup>
(CS0) (CS0) (CS0) (CS0) (CS0) 80 81 88 89 93 123 142 126 V1  (CS0) (CS0) (CS0) (CS0) 60 81 88 98 128 148 117 P2  (CS0) (CS0) (CS0) (CS0) (CS0) 60 81 88 98 128 148 117 P2  (CS0) (CS0) (CS0) (CS0) 60 81 99 129 149 116 P1					59	60	57	84	94	122	141	127	V2
WO223					60	61	58	85	95	123	142	126	V1
I/O224				GND									
NO151				I/O223									T4
I/O226				I/O224									Т3
1/O151				I/O225									
I/O152				I/O226									
GND   GND   VCC			I/O151	1/0227								125	U2
VCC   VOC29   VOC230   VOC230   VOC231   VOC232   VOC233   VOC233   VOC233   VOC234   VOC234   VOC234   VOC234   VOC234   VOC234   VOC234   VOC235   VOC234   VOC235   VOC235   VOC235   VOC235   VOC235   VOC235   VOC235   VOC235   VOC236   VOC237   VOC237   VOC237   VOC237   VOC238   VOC238   VOC238   VOC238   VOC238   VOC239   VOC			I/O152	I/O228								124	T2
I/O229			GND	GND							143		GND <sup>(1)</sup>
I/O153				VCC									VCC <sup>(1)</sup>
1/O153				I/O229									
1/O154				I/O230									
I/O115			I/O153	I/O231								123	T1
I/O116			I/O154	I/O232								122	R4
I/O77   I/O117   I/O157   I/O235   62   59   86   96   126   146   119   R1		I/O115	I/O155	I/O233						124	144	121	R3
I/O77     I/O117     I/O157     I/O235     62     59     86     96     126     146     119     R1       I/O78     I/O118     I/O158     I/O236     63     60     87     97     127     147     118     P3       I/O237     I/O238       I/O79(D4)     I/O119(D4)     I/O159(D4)     I/O239(D4)     61     64     61     88     98     128     148     117     P2       I/O80     I/O120     I/O160     I/O240     62     65     62     89     99     129     149     116     P1		I/O116	I/O156	I/O234						125	145	120	R2
I/O78     I/O118     I/O158     I/O236     63     60     87     97     127     147     118     P3       I/O237     I/O238     I/O238     I/O79(D4)     I/O119(D4)     I/O159(D4)     I/O239(D4)     61     64     61     88     98     128     148     117     P2       I/O80     I/O120     I/O160     I/O240     62     65     62     89     99     129     149     116     P1				GND									
I/O237	I/O77	I/O117	I/O157	I/O235		62	59	86	96	126	146	119	R1
I/O79(D4)   I/O119(D4)   I/O159(D4)   I/O239(D4)   61   64   61   88   98   128   148   117   P2   P2   P3   P4   P4   P4   P4   P4   P4   P4	I/O78	I/O118	I/O158	I/O236		63	60	87	97	127	147	118	P3
I/O79(D4)     I/O119(D4)     I/O159(D4)     I/O239(D4)     61     64     61     88     98     128     148     117     P2       I/O80     I/O120     I/O160     I/O240     62     65     62     89     99     129     149     116     P1				I/O237									
I/O80 I/O120 I/O160 I/O240 62 65 62 89 99 129 149 116 P1				I/O238									
	I/O79(D4)	I/O119(D4)	I/O159(D4)	I/O239(D4)	61	64	61	88	98	128	148	117	P2
VCC         VCC         VCC         63         66         63         90         100         130         150         115         VCC <sup>(1)</sup>	I/O80	I/O120	I/O160	I/O240	62	65	62	89	99	129	149	116	P1
	VCC	VCC	VCC	VCC	63	66	63	90	100	130	150	115	VCC <sup>(1)</sup>
GND GND GND GND 64 67 64 91 101 131 151 114 GND <sup>(1)</sup>	GND	GND	GND	GND	64	67	64	91	101	131	151	114	GND <sup>(1)</sup>

2. This package has an inverted die.



Table 12-2. Right Side (Bottom to Top) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40				Right Si	de (Botton	n to Top)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>
I/O81 (D3)	I/O121 (D3)	I/O161 (D3)	I/O241 (D3)	65	68	65	92	102	132	152	113	N2
I/O82 (CHECK)	I/O122 (CHECK)	I/O162 (CHECK)	I/O242 (CHECK)	66	69	66	93	103	133	153	112	N4
			I/O243									
			I/O244									
I/O83	I/O123	I/O163	I/O245		70	67	94	104	134	154	111	N3
I/O84	I/O124	I/O164	I/O246				95	105	135	155	110	M1
			GND									
	I/O125	I/O165	1/0247						136	156	109	M2
	I/O126	I/O166	I/O248						137	157	108	М3
		I/O167	I/O249								107	M4
		I/O168	I/O250								106	L1
			I/O251									
			I/O252									
			VCC									VCC <sup>(1)</sup>
		GND	GND							158		GND <sup>(1)</sup>
		I/O169	I/O253								105	L2
		I/O170	I/O254								104	L3
			I/O255									K2
			I/O256									L4
			I/O257									
			I/O258									
			GND									
I/O85 (D2)	I/O127 (D2)	I/O171 (D2)	I/O259 (D2)	67	71	68	96	106	138	159	103	J1
I/O86	I/O128	I/O172	I/O260	68	72	69	97	107	139	160	102	K3
	VCC	VCC	VCC							161	101	VCC <sup>(1)</sup>
1/087	I/O129	I/O173	I/O261				98	108	140	162	99	J2
I/O88, FCK4	I/O130, FCK4	I/O174, FCK4	I/O262, FCK4				99	109	141	163	98	J3
	I/O131	I/O175	I/O263							164	97	K4
	I/O132	I/O176	I/O264							165	96	G1
GND	GND	GND	GND				100	110	142	166	95	GND <sup>(1)</sup>
		I/O177	I/O265								94	H2

2. This package has an inverted die.



Table 12-2. Right Side (Bottom to Top) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40				Right Si	de (Botton	n to Top)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>
		I/O178	I/O266								93	НЗ
	I/O133	I/O179	I/O267							167	92	J4
	I/O134	I/O180	I/O268							168	91	F1
			I/O269									
			I/O270									
			GND									
	I/O135	I/O181	I/O271						143	169	90	G2
	I/O136	I/O182	1/0272						144	170	89	G3
I/O89	I/O137	I/O183	1/0273					111	145	171	88	F2
I/O90	I/O138	I/O184	1/0274					112	146	172	87	E2
			I/O275									
			I/O276									
		GND	GND									GND <sup>(1)</sup>
		VCC	VCC									VCC <sup>(1)</sup>
I/O91 (D1)	I/O139 (D1)	I/O185 (D1)	I/O277 (D1)	69	73	70	101	113	147	173	86	F3
I/O92	I/O140	I/O186	I/O278	70	74	71	102	114	148	174	85	G4
			1/0279									D1
			I/O280									C1
			I/O281									
			I/O282									
			GND									
		I/O187	I/O283								84	D2
		I/O188	I/O284								83	F4
I/O93	I/O141	I/O189	I/O285				103	115	149	175	82	E3
I/O94	I/O142	I/O190	I/O286				104	116	150	176	81	C2
I/O95 (D0)	I/O143 (D0)	I/O191 (D0)	I/O287 (D0)	71	75	72	105	117	151	177	80	D3
I/O96, GCK6 (CSOUT)	I/O144, GCK6 (CSOUT)	I/O192, GCK6 (CSOUT)	I/O288, GCK6 (CSOUT)	72	76	73	106	118	152	178	79	E4
CCLK	CCLK	CCLK	CCLK	73	77	74	107	119	153	179	78	C3
VCC	VCC	VCC	VCC	74	78	75	108	120	154	180	77	VCC <sup>(1)</sup>
TSTCLK	TSTCLK	TSTCLK	TSTCLK	75	79	76	109	121	159	181	76	D4

2. This package has an inverted die.



Table 12-3. Top Side (Right to Left)

AT40K05	AT40K10	AT40K20	AT40K40				Top Si	de (Right	to Left)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>
GND	GND	GND	GND	76	80	77	110	122	160	182	75	GND <sup>(1)</sup>
I/O97 (A0)	I/O145 (A0)	I/O193 (A0)	I/O289 (A0)	77	81	78	111	123	161	183	74	В3
I/O98, GCK7 (A1)	I/O146, GCK7 (A1)	I/O194, GCK7 (A1)	I/O290, GCK7 (A1)	78	82	79	112	124	162	184	73	C4
I/O99	I/O147	I/O195	I/O291				113	125	163	185	72	D5
I/O100	I/O148	I/O196	I/O292				114	126	164	186	71	A3
			I/O293									
			I/O294									
			GND									
			I/O295									C5
			I/O296									B4
I/O101 (CS1,A2)	I/O149 ( <del>CS1</del> ,A2)	I/O197 (CS1,A2)	I/O297 (CS1,A2)	79	83	80	115	127	165	187	70	D6
I/O102 (A3)	I/O150 (A3)	I/O198 (A3)	I/O298 (A3)	80	84	81	116	128	166	188	69	C6
		I/O199	I/O299								68	B5
		I/O200	I/O300								67	A4
		VCC	VCC									VCC <sup>(1)</sup>
		GND	GND									GND <sup>(1)</sup>
	I/O151 <sup>(3)</sup>	I/O201 <sup>(3)</sup>	I/O301 <sup>(3)</sup>	75 <sup>(3)</sup> NC	79 <sup>(3)</sup> NC	76 <sup>(3)</sup> NC	109 <sup>(3)</sup> NC	121 <sup>(3)</sup> NC	159 <sup>(3)</sup> NC	189 <sup>(3)</sup> NC	66 <sup>(3)</sup> NC	C7 <sup>(3)</sup> NC
	I/O152	I/O202	I/O302							190	65	B6
I/O103	I/O153	I/O203	I/O303				117	129	167	191	64	A6
I/O104 <sup>(3)</sup>	I/O154	I/O204	I/O304					130	168	192	63	D8
			I/O305									C8
			I/O306									
			GND									
			I/O307									
			I/O308									
	I/O155	I/O205	I/O309						169	193	62	В7
	I/O156	I/O206	I/O310						170	194	61	A7
		I/O207	I/O311							195	60	D9
		I/O208	I/O312								59	C9

- 2. This package has an inverted die.
- 3. Shared with TSTCLK. No Connect.



Table 12-3. Top Side (Right to Left) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40				Top Si	ide (Right	to Left)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>
GND	GND	GND	GND				118	131	171	196	58	GND <sup>(1)</sup>
I/O105	I/O157	I/O209	I/O313				119	132	172	197	57	B8
I/O106	I/O158	I/O210	I/O314				120	133	173	198	56	D10
	I/O159	I/O211	I/O315							199	55	C10
	I/O160	I/O212	I/O316							200	54	B9
	VCC	VCC	VCC							201	52	VCC <sup>(1)</sup>
		I/O213	I/O317								51	A9
		I/O214	I/O318								50	D11
			GND									
			I/O319									
			I/O320									
			I/O321									C11
			I/O322									B10
		I/O215	I/O323								49	B11
		I/O216	I/O324								48	A11
		GND	GND									GND <sup>(1)</sup>
			VCC									VCC <sup>(1)</sup>
I/O107 (A4)	I/O161 (A4)	I/O217 (A4)	I/O325 (A4)	81	85	82	121	134	174	202	47	D12
I/O108 (A5)	I/O162 (A5)	I/O218 (A5)	I/O326 (A5)	82	86	83	122	135	175	203	46	C12
	I/O163	I/O219	I/O327						176	205	45	B12
	I/O164	I/O220	I/O328					136	177	206	44	A12
I/O109	I/O165	I/O221	I/O329		87	84	123	137	178	207	43	C13
I/O110	I/O166	I/O222	I/O330		88	85	124	138	179	208	42	B13
			GND									
			I/O331									
			I/O332									
			I/O333									
			I/O334									
I/O111 (A6)	I/O167 (A6)	I/O223 (A6)	I/O335 (A6)	83	89	86	125	139	180	209	41	A13
I/O112 (A7)	I/O168 (A7)	I/O224 (A7)	I/O336 (A7)	84	90	87	126	140	181	210	40	B14
GND	GND	GND or	GND	1	91	88	127	141	182	211	39	GND <sup>(1)</sup>

- 2. This package has an inverted die.
- 3. Shared with TSTCLK. No Connect.



Table 12-3. Top Side (Right to Left) (Continued)

AT40K05	AT40K10	AT40K20	AT40K40				Top S	ide (Right	to Left)			
128 I/O	192 I/O	256 I/O	384 I/O	84 PLCC	100 PQFP	100 TQFP	144 LQFP	160 PQFP	208 PQFP	240 PQFP	304 PQFP <sup>(2)</sup>	352 SBGA <sup>(2)</sup>
VCC	VCC	VCC	VCC	2	92	89	128	142	183	212	38	VCC <sup>(1)</sup>
I/O113	I/O169	I/O225	I/O337									
(A8)	(A8)	(A8)	(A8)	3	93	90	129	143	184	213	37	D14
I/O114 (A9)	I/O170 (A9)	I/O226 (A9)	I/O338 (A9)	4	94	91	130	144	185	214	36	C14
			I/O339									
			I/O340									
			I/O341									
			I/O342									
			GND									
I/O115	I/O171	I/O227	I/O343		95	92	131	145	186	215	35	A15
I/O116	I/O172	I/O228	I/O344		96	93	132	146	187	216	34	B15
	I/O173	I/O229	I/O345						188	217	33	C15
	I/O174	I/O230	I/O346						189	218	32	D15
I/O117 (A10)	I/O175 (A10)	I/O231 (A10)	I/O347 (A10)	5	97	94	133	147	190	220	31	A16
I/O118 (A11)	I/O176 (A11)	I/O232 (A11)	I/O348 (A11)	6	98	95	134	148	191	221	30	B16
			VCC									VCC <sup>(1)</sup>
		GND	GND									GND <sup>(1)</sup>
		I/O233	I/O349								29	C16
		I/O234	I/O350								28	B17
			I/O351									D16
			I/O352									A18
			I/O353									
			I/O354									
			GND									
		I/O235	I/O355								27	C17
		I/O236	I/O356								26	B18
	VCC	VCC	VCC							222	25	VCC <sup>(1)</sup>
	I/O177	I/O237	I/O357							223	23	C18
	I/O178	I/O238	I/O358							224	22	D17
I/O119	I/O179	I/O239	I/O359				135	149	192	225	21	A20
I/O120	I/O180	I/O240	I/O360				136	150	193	226	20	B19

- 2. This package has an inverted die.
- 3. Shared with TSTCLK. No Connect.



Table 12-3. Top Side (Right to Left) (Continued)

128 I/O 192 I/O 256 I/O 384 I/O PLCC PQFP TQFP LQFP PQFP PQFP PQFP PQFP PQFP PQFP P	352 BGA <sup>(2)</sup> C19 D18 A21 B20
1/O242	D18 A21
I/O181	A21
I/O182   I/O244   I/O364   196   229   15   B2	
I/O365 I/O366	B20
I/O366	
CND	
GND	
I/O367	
I/O368	
I/O121 I/O183 I/O245 I/O369 152 197 230 14 C2	C20
I/O122 I/O184 I/O246 I/O370 153 198 231 13 B2	B21
I/O123	B22
I/O124	C21
GND GND GNI	SND <sup>(1)</sup>
VCC VCC VCC VCC	/CC <sup>(1)</sup>
I/O249 I/O373 9 D2	D20
I/O250 I/O374 8 A2	A23
I/O375 A2	A24
I/O376 B2	B23
I/O377	
I/O378	
GND GND	
I/O187 I/O251 I/O379 234 7 D2	D21
I/O188 I/O252 I/O380 235 6 C2	C22
I/O125 I/O189 I/O253 I/O381 140 156 201 236 5 B2	B24
I/O126 I/O190 I/O254 I/O382 141 157 202 237 4 C2	C23
I/O127	D22
I/O128,   I/O192,   I/O256,   I/O384,   GCK8   GCK9   GC	C24
VCC         VCC         VCC         VCC         11         3         100         144         160         205         240         1         VCC	/CC <sup>(1)</sup>

- 2. This package has an inverted die.
- 3. Shared with TSTCLK. No Connect.



# 13. Part/Package Availability and User I/O Counts (including Dual-function Pins)

Package <sup>(1)</sup>	AT40K05	AT40K20
144 LQFP	114	114
240 PQFP	_	193

Note: 1. Devices in same package are pin-to-pin compatible.

	Package Type
144AA	144-lead, Low-profile (1.4 mm) Plastic Quad Flat Package (LQFP)
240Q1	240-lead, Plastic Quad Flat Package (PQFP)



# 14. AT40K Series Ordering Information

Atmel Ordering Code	Package	Usable Gates	Operating Voltage	Speed Grade (ns)	Operation Range
AT40K05-2BQJ <sup>(1)</sup>	144AA	5,000 — 10,000	5.0V	2	Industrial (-40°C to 85°C)
AT40K10-W <sup>(2)</sup>	Wafer	10,000 – 20,000	5.0V	2	Industrial (-40°C to 85°C)
AT40K20-2BQJ <sup>(1)</sup>	144AA	20,000 - 30,000	5.0V	2	Industrial
AT40K20-2EQJ <sup>(1)</sup>	240Q1	20,000 – 30,000	5.00	2	(-40°C to 85°C)


Notes: 1. Devices are Pb-free but are *not* RoHS-compliant.

2. For Die Sales of AT40K10, please contact Atmel Sales.




### 15. Packaging Information

#### 15.1 144AA — 144-lead LQFP





#### 15.2 240Q1 — 240-lead PQFP



Е

**Bottom View** 

Top View

Side View

**COMMON DIMENSIONS** (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α1 0.25 0.50 A2 3.20 3.40 3.60 D 34.60 BSC 3 D1 32.00 BSC 2, 4 Ε 34.60 BSC 3 E1 32.00 BSC 2, 4 е 0.50 BSC 0.17 0.27 b 5 L1 1.30 REF

- Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MS-029, Variation GA, for additional information.
  - 2. All dimensioning and tolerancing conforms to ASME Y14.5M-1994.
  - 3. To be determined at seating plane.
  - 4. Dimensions D1 and E1 do not include mold protrusions. Allowable protrusion is 0.25 mm per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch. Dimensions D1 and E1 shall be determined at datum plane.
  - 5. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. The minimum space between protrusion and an

adjacent

lead shall not be less than 0.07 mm.

11/5/08 REV.

В

Atmel Package Drawing Contact: packagedrawings@atmel.com

IIILE
240Q1, 240-lead, 32 x 32 mm Body,
2.6 Form Opt, Plastic Quad Flat Pack (PQFP)

GPC	DRAWING NO
QSW	240Q1



# 16. Revision History

Doc. No.	Date	Comments
0896D	01/2013	Revised datasheet with lead-free package offering.  Removed low voltage (AT40KLV) offering.  Removed discontinued lead based package offering.  Added AT40K010-W (for die sale program).  Updated PDFQ – 240Q1 package drawing.  Replaced LQFP – 144L1 with LQFP – 144AA package drawing.
0896C	04/2002	





Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 487.2600 | www.atmel.com

© 2013 Atmel Corporation. All rights reserved. / Rev.: Atmel\_0896D\_FPGA\_AT40K Series\_Datasheet\_1/2013

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, Cache Logic®, FreeRAM™, QuickChange™, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.