

3-W High-Voltage Switchmode Regulator

FEATURES

- 10- to 70-V Input Range
- Current-Mode Control
- On-Chip 150-V, 5-Ω MOSFET Switch
- Reference Selection Si9100 ±1%
- High Efficiency Operation (> 80%)
- Internal Start-Up Circuit
- Internal Oscillator (1 MHz)
- SHUTDOWN and RESET


DESCRIPTION

The Si9100 high-voltage switchmode regulators are monolithic BiC/DMOS integrated circuits which contain most of the components necessary to implement high-efficiency dc-to-dc converters up to 3 watts. They can either be operated from a low-voltage dc supply, or directly from a 10- to 70-V unregulated dc power source. The Si9100 may be used with an appropriate transformer to implement most single-ended isolated power converter topologies (i.e., flyback and forward),

or by using a level shift circuit can generate a +5-V or a -5-V non-isolated output from a -48-V source.

The Si9100 is available in both standard and lead (Pb)-free 14-pin plastic DIP and 20-pin PLCC packages which are specified to operate over the industrial temperature range of -40°C to 85°C.

FUNCTIONAL BLOCK DIAGRAM



Note: Figures in parenthesis represent pin numbers for 20-pin package.

Applications information, see AN702 and AN713.



ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to -V _{IN} (V _{CC} < +V _{IN} + 0.3 V) | Junction Temperature (T _J) |
|--|---|
| V _{CC} 15 V +V _{IN} 70 V V _{DS} 150 V | Power Dissipation (Package) ^a 750 mW 14-Pin Plastic DIP (J Suffix) ^b 750 mW 20-Pin PLCC (N Suffix) ^c 1400 mW |
| I _D (Peak) (Note: 300 μs pulse, 2% duty cycle) | Thermal Impedance (Θ_{JA}) 14-Pin Plastic DIP |
| SHUTDOWN, OSC IN) -0.3 V to V _{CC} + 0.3 V Linear Inputs (FEEDBACK, SOURCE) -0.3 V to 7 V HV Pre-Regulator Input Current (continuous) 3 mA Storage Temperature -65 to 125°C Operating Temperature -40 to 85°C | Notes a. Device mounted with all leads soldered or welded to PC board. b. Derate 6 mW/°C above 25°C c. Derate 11.2 mW/°C above 25°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE

| Voltages Referenced to -V _{IN} | |
|---|------------------|
| V _{CC} | R _{OSC} |
| +V _{IN} | Linear Inputs |
| fosc | Digital Inputs |

| SPECIFICATIONS ^a | | | | | | | |
|------------------------------------|-------------------|---|-------|------------------|------------------|------------------|--------|
| | | Test Conditions UnlessOtherwise Specified | | Limits | | | |
| Parameter | Symbol | $\begin{array}{l} \text{DISCHARGE} = -V_{IN} = 0 \text{ V} \\ V_{CC} = 10 \text{ V}, +V_{IN} = 48 \text{ V} \\ R_{BIAS} = 390 \text{ k}\Omega, R_{OSC} = 330 \text{ k}\Omega \end{array}$ | Tempb | Min ^c | Typ ^d | Max ^c | Unit |
| Reference | • | | • | | • | • | • |
| Output Voltage | V _R | OSC IN = $-V_{IN}$ (OSC Disabled), $R_L = 10 \text{ M}\Omega$ | Room | 3.92 | 4.0 | 4.08 | ٧ |
| Output Impedance ^e | Z _{OUT} | | Room | 15 | 30 | 45 | kΩ |
| Short Circuit Current | I _{SREF} | V _{REF} = -V _{IN} | Room | 70 | 100 | 130 | μΑ |
| Temperature Stability ^e | T _{REF} | | Full | | 0.5 | 1.0 | mV/°C |
| Oscillator | | · | | , | | , | L |
| Maximum Frequencye | f _{MAX} | R _{OSC} = 0 | Room | 1 | 3 | | MHz |
| Initial Accuracy | | R _{OSC} = 330 kΩ, See Note f | Room | 80 | 100 | 120 | kHz |
| | fosc | R _{OSC} = 150 kΩ, See Note f | Room | 160 | 200 | 240 | |
| Voltage Stability | Δf/f | $\Delta f/f = f(13.5 \text{ V}) - f, (9.5 \text{ V})/f(9.5 \text{ V})$ | Room | | 10 | 15 | % |
| Temperature Coefficiente | T _{OSC} | | Full | | 200 | 500 | ppm/°C |
| Error Amplifier | | | | | | | |
| Feedback Input Voltage | V _{FB} | FB Tied to COMP OSC In = -V _{IN} (OSC Disabled) | Room | 3.96 | 4.00 | 4.04 | V |
| Input BIAS Current | I _{FB} | OSC IN = -V _{IN} , V _{FB} = 4 V | Room | | 25 | 500 | nA |
| Input OFFSET Voltage | V _{OS} | | Room | | ± 15 | ± 40 | mV |
| Open Loop Voltage Gaine | A _{VOL} | 000 IN | Room | 60 | 80 | | dB |
| Unity Gain Bandwidthe | BW | OSC IN = - V _{IN} , (OSC Disabled) | Room | | 1 | | MHz |
| Dynamic Output Impedancee | Z _{OUT} | 1 | Room | | 1000 | 2000 | Ω |
| Outrat Oursel | | SOURCE (V _{FB} = 3.4 V) | Room | | -2.0 | -1.4 | |
| Output Current | Гоит | SINK (V _{FB} = 4.5 V) | Room | 0.12 | 0.15 | | mA |
| Power Supply Rejection | PSRR | OSC IN = - V _{IN} , (OSC Disabled) | Room | 50 | 70 | | dB |




| | | Test Conditions UnlessOtherwise Specified | | Limits | | | |
|---|----------------------|--|-------------------|------------------|------------------|------------------|------|
| Parameter | Symbol | DISCHARGE = $-V_{IN}$ = 0 V V_{CC} = 10 V, $+V_{IN}$ = 48 V R_{BIAS} = 390 k Ω , R_{OSC} = 330 k Ω | Temp ^b | Min ^c | Typ ^d | Max ^c | Unit |
| Current Limit | <u>L</u> | | | | | | |
| Threshold Voltage | V _{SOURCE} | R_L = 100 Ω from DRAIN to V_{CC} V_{FB} = 0 V | Room | 1.0 | 1.2 | 1.4 | V |
| Delay to Outpute | t _d | R_L = 100 Ω from DRAIN to V_{CC} V_{SOURCE} = 1.5 V, See Figure 1 | Room | | 100 | 200 | ns |
| Pre-Regulator/Start-Up | | | | | | | |
| Input Voltage | +V _{IN} | I _{IN} = 10 μA | Room | | | 70 | V |
| Input Leakage Current | +I _{IN} | $V_{CC} \ge 10 \text{ V}$ | Room | | | 10 | μΑ |
| Pre-Regulator Start-Up Current | ISTART | Pulse Width \leq 300 μ s $V_{CC} = V_{UVLO}$ | Room | 8 | 15 | | mA |
| V _{CC} Pre-Regulator Turn-Off Threshold Voltage | V _{REG} | I _{PRE-REGULATOR} = 10 μA | Room | 7.8 | 9.4 | 9.7 | v |
| Undervoltage Lockout | V _{UVLO} | R_L = 100 Ω from DRAIN to V_{CC} See Detailed Description | Room | 7.0 | 8.8 | 9.2 | |
| V _{REG} -V _{UVLO} | V _{DELTA} | | Room | 0.3 | 0.6 | | |
| Supply | | | | | | | |
| Supply Current | Icc | | Room | 0.45 | 0.6 | 1.0 | mA |
| Bias Current | I _{BIAS} | | Room | 10 | 15 | 20 | μΑ |
| Logic | · | | | | | | |
| SHUTDOWN Delay ^e | t _{SD} | V _{SOURCE} = -V _{IN} , See Figure 2 | Room | | 50 | 100 | |
| SHUTDOWN Pulse Widthe | t _{SW} | | Room | 50 | | | |
| RESET Pulse Widthe | t _{RW} | See Figure 3 | Room | 50 | | | ns |
| Latching Pulse Widthe SHUTDOWN and RESET Low | t _{LW} | Ç | Room | 25 | | | |
| Input Low Voltage | V _{IL} | | Room | | | 2.0 | V |
| Input High Voltage | V _{IH} | | Room | 8.0 | | | V |
| Input Current, Input Voltage High | I _{IH} | V _{IN} = 10 V | Room | | 1 | 5 | ^ |
| Input Current, Input Voltage Low | I _{IL} | V _{IN} = 0 V | Room | -35 | -25 | | μΑ |
| MOSFET Switch | | | | | | | |
| Breakdown Voltage | V _{(BR)DSS} | $V_{SOURCE} = \overline{SHUTDOWN} = 0 \text{ V}$ $I_{DRAIN} = 100 \mu\text{A}$ | Full | 150 | 180 | | V |
| Drain-Source On Resistance ^g | r _{DS(on)} | V _{SOURCE} = 0 V, I _{DRAIN} = 100 mA | Room | | 3 | 5 | Ω |
| Drain Off Leakage Current | I _{DSS} | V _{SOURCE} = SHUTDOWN = 0 V V _{DRAIN} = 100 V | Room | | | 10 | μΑ |
| Drain Capacitance | C _{DS} | V _{SOURCE} = SHUTDOWN = 0 V | Room | | 35 | | pF |

- Notes
 a. Refer to PROCESS OPTION FLOWCHART for additional information.
- Room = 25°C, Full = as determined by the operating temperature suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Guaranteed by design, not subject to production test. $C_{STRAY} \text{ Pin 8} = \leq 5 \text{ pF}$ Temperature coefficient of $r_{DS(on)}$ is 0.75% per °C, typical.



TIMING WAVEFORMS






FIGURE 1.

FIGURE 2.






FIGURE 3.

TYPICAL CHARACTERISTICS






www.vishay.com






PIN CONFIGURATIONS

PDIP-14



PLCC-20



Top View

| PIN DESCRIPTION | | | | |
|------------------|-----------------------------|----|--|--|
| | Pin 14-Pin DIP 20-Pin PLCC* | | | |
| Function | | | | |
| BIAS | 1 | 2 | | |
| +V _{IN} | 2 | 3 | | |
| DRAIN | 3 | 5 | | |
| SOURCE | 4 | 7 | | |
| -V _{IN} | 5 | 8 | | |
| V _{CC} | 6 | 9 | | |
| OSC OUT | 7 | 10 | | |
| OSC IN | 8 | 11 | | |
| DISCHARGE | 9 | 12 | | |
| V _{REF} | 10 | 14 | | |
| SHUTDOWN | 11 | 16 | | |
| RESET | 12 | 17 | | |
| COMP | 13 | 18 | | |
| FB | 14 | 20 | | |

| ORDERING INFORMATION | | | | | |
|---|---------------|--------------|---------|--|--|
| Standard Lead (Pb)-Free Temperature Part Number Part Number Range Package | | | | | |
| Si9100DJ02 | Si9100DJ02—E3 | –40 to 85 °C | PDIP-14 | | |
| Si9100DN02 | Si9100DN02—E3 | -40 to 65 °C | PLCC-20 | | |

DETAILED DESCRIPTION

Pre-Regulator/Start-Up Section

Due to the low quiescent current requirement of the Si9100 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated low-voltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during start-up, $+V_{IN}$ will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} . This start-up circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is

disabled when V_{CC} exceeds 9.4 V. If V_{CC} is not forced to exceed the 9.4-V threshold, then V_{CC} will be regulated to a nominal value of 9.4 V by the pre-regulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.8 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns on. The design of the IC is such that the undervoltage lockout threshold will not exceed the pre-regulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.



DETAILED DESCRIPTION (CONT'D)

Note: During start-up or when V_{CC} drops below 9.4 V the start-up circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48-V input, approximately 1 W). Excessive start-up time caused by external loading of the V_{CC} supply can result in device damage. Figure 4 gives the typical pre-regulator current at start-up as a function of input voltage.

BIAS

To properly set the bias for the Si9100, a 390-k Ω resistor should be tied from BIAS to $-V_{IN}$. This determines the magnitude of bias current in all of the analog sections and the pull-up current for the $\overline{SHUTDOWN}$ and RESET pins. The current flowing in the bias resistor is nominally 15 μ A.

Reference Section

The reference section of the Si9100 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4 V. During the reference trimming procedure the error amplifier is connected for unity gain in order to compensate for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. A MOS differential input stage provides for low input leakage current. The noninverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an

external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization is accomplished by capacitive coupling of a positive SYNC pulse into the OSC IN terminal. For a 5-V pulse amplitude and 0.5- μs pulse width, typical values would be 100 pF in series with 3 $k\Omega$ to OSC IN.

SHUTDOWN and RESET

SHUTDOWN and RESET are intended for overriding the output MOSFET switch via external control logic. The two inputs are fed through a latch preceding the output switch. Depending on the logic state of RESET, SHUTDOWN can be either a latched or unlatched input. The output is off whenever SHUTDOWN is low. By simultaneously having SHUTDOWN and RESET low, the latch is set and SHUTDOWN has no effect until RESET goes high. The truth table for these inputs is given in Table 1.

Both pins have internal current source pull-ups and should be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1. Truth Table for the SHUTDOWN and RESET Pins

| SHUTDOWN | RESET | Output |
|----------|-------|------------------------------|
| Н | Н | Normal Operation |
| Н | l | Normal Operation (No Change) |
| L | Н | Off (Not Latched) |
| L | L | Off (Latched) |
| 7 | L | Off (Latched, No Change) |

Output Switch

The output switch is a 5- Ω , 150-V lateral DMOS device. Like discrete MOSFETs, the switch contains an intrinsic body-drain diode. However, the body contact in the Si9100 is connected internally to $-V_{IN}$ and is independent of the SOURCE.





APPLICATIONS




FIGURE 6. Buck-Boost, Non-Isolated 1-W Supply




FIGURE 7. Non-Isolated 1-W Supply (Buck)







FIGURE 8. 1-W Flyback Converter for Telecommunications Power Supplies*


* For additional information on using the Si9100 in telecommunications and ISDN power supplies, see AN713 and AN702.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?70000.



PLCC: 20-LEAD (POWER IC ONLY)








| | MILLIMETERS | | INC | HES |
|---|-------------|-------|-------|-------|
| Dim | Min | Max | Min | Max |
| Α | 4.20 | 4.57 | 0.165 | 0.180 |
| A ₁ | 2.29 | 3.04 | 0.090 | 0.120 |
| A ₂ | 0.51 | - | 0.020 | - |
| В | 0.331 | 0.553 | 0.013 | 0.021 |
| B ₁ | 0.661 | 0.812 | 0.026 | 0.032 |
| D | 9.78 | 10.03 | 0.385 | 0.395 |
| D ₁ | 8.890 | 9.042 | 0.350 | 0.356 |
| D_2 | 7.37 | 8.38 | 0.290 | 0.330 |
| e ₁ | 1.27 | BSC | 0.050 | BSC |
| ECN: S-40081—Rev. A, 02-Feb-04 DWG: 5917 | | | | |



PDIP: 14-LEAD (POWER IC ONLY)







| | MILLIMETERS | | INC | HES |
|---|-------------|-------|-------|-------|
| Dim | Min | Max | Min | Max |
| Α | 3.81 | 5.08 | 0.150 | 0.200 |
| A ₁ | 0.38 | 1.27 | 0.015 | 0.050 |
| В | 0.38 | 0.51 | 0.015 | 0.020 |
| B ₁ | 0.89 | 1.65 | 0.035 | 0.065 |
| С | 0.20 | 0.30 | 0.008 | 0.012 |
| D | 17.27 | 19.30 | 0.680 | 0.760 |
| E | 7.62 | 8.26 | 0.300 | 0.325 |
| E ₁ | 5.59 | 7.11 | 0.220 | 0.280 |
| e ₁ | 2.29 | 2.79 | 0.090 | 0.110 |
| e _A | 7.37 | 7.87 | 0.290 | 0.310 |
| L | 2.79 | 3.81 | 0.110 | 0.150 |
| Q ₁ | 1.27 | 2.03 | 0.050 | 0.080 |
| S | 1.02 | 2.03 | 0.040 | 0.080 |
| ECN: S-40081—Rev. A, 02-Feb-04 DWG: 5919 | | | | |

www.vishay.com Document Number: 72814 28-Jan-04



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

SI9100DN02 SI9100DJ02-E3 SI9100DJ02 SI9100DN02-E3