

- Supply Current of 220 nA (Typ)
  - Precision Supply Voltage Supervision  
Range: 1.8 V, 2.5 V, 3.0 V, 3.3 V
  - Power-On Reset Generator With Selectable  
Delay Time of 10 ms or 200 ms
  - Push/Pull  $\overline{\text{RESET}}$  Output (TPS3836),  
RESET Output (TPS3837), or  
Open-Drain  $\overline{\text{RESET}}$  Output (TPS3838)
  - Manual Reset
  - 5-Pin SOT-23 Package
  - Temperature Range  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
- Applications Include
    - Applications Using Low-Power DSPs,  
Microcontrollers, or Microprocessors
    - Portable/Battery-Powered Equipment
    - Intelligent Instruments
    - Wireless Communication Systems
    - Notebook Computers
    - Automotive Systems
    - Applications Using the MSP430

## description

The TPS3836, TPS3837, TPS3838 families of supervisory circuits provide circuit initialization and timing supervision, primarily for DSP and processor-based systems.




During power on,  $\overline{\text{RESET}}$  is asserted when the supply voltage  $V_{\text{DD}}$  becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors  $V_{\text{DD}}$  and keeps  $\overline{\text{RESET}}$  output active as long as  $V_{\text{DD}}$  remains below the threshold voltage  $V_{\text{IT}}$ . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after  $V_{\text{DD}}$  has risen above the threshold voltage  $V_{\text{IT}}$ .

When CT is connected to GND a fixed delay time of typical 10 ms is asserted. When connected to  $V_{\text{DD}}$  the delay time is typically 200 ms.

When the supply voltage drops below the threshold voltage  $V_{\text{IT}}$ , the output becomes active (low) again.

All the devices of this family have a fixed-sense threshold voltage  $V_{\text{IT}}$  set by an internal voltage divider.

The TPS3836 has an active-low push-pull  $\overline{\text{RESET}}$  output. The TPS3837 has active-high push-pull RESET, and TPS3838 integrates an active-low open-drain  $\overline{\text{RESET}}$  output.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

## description (continued)

The product spectrum is designed for supply voltages of 1.8 V, 2.5 V, 3 V, and 3.3 V. The circuits are available in a 5-pin SOT-23 package. The TPS3836, TPS3837, TPS3838 families are characterized for operation over a temperature range of  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .


## PACKAGE INFORMATION

$T_A$	DEVICE NAME		THRESHOLD VOLTAGE	SYMBOL
$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	TPS3836E18DBVR†	TPS3836E18DBVT‡	1.71 V	PDNI
	TPS3836J25DBVR†	TPS3836J25DBVT‡	2.25 V	PDSI
	TPS3836H30DBVR†	TPS3836H30DBVT‡	2.79 V	PHRI
	TPS3836L30DBVR†	TPS3836L30DBVT‡	2.64 V	PCAI
	TPS3836K33DBVR†	TPS3836K33DBVT‡	2.93 V	PDTI
	TPS3837E18DBVR†	TPS3837E18DBVT‡	1.71 V	PDOI
	TPS3837J25DBVR†	TPS3837J25DBVT‡	2.25 V	PDRI
	TPS3837L30DBVR†	TPS3837L30DBVT‡	2.64 V	PCBI
	TPS3837K33DBVR†	TPS3837K33DBVT‡	2.93 V	PDUI
	TPS3838E18DBVR†	TPS3838E18DBVT‡	1.71 V	PDQI
	TPS3838J25DBVR†	TPS3838J25DBVT‡	2.25 V	PDPI
	TPS3838L30DBVR†	TPS3838L30DBVT‡	2.64 V	PCCI
	TPS3838K33DBVR†	TPS3838K33DBVT‡	2.93 V	PDVI

† The DBVR passive indicates tape and reel of 3000 parts.

‡ The DBVT passive indicates tape and reel of 250 parts.

## ORDERING INFORMATION




FUNCTION TABLE TPS3836, TPS3837, TPS3838

$\overline{\text{MR}}$	$V_{DD} > V_{IT}$	$\overline{\text{RESET}}^{\S}$	$\text{RESET}^{\P}$
L	0	L	H
L	1	L	H
H	0	L	H
H	1	H	L

$\S$  TPS3836 and TPS3838

$\P$  TPS3837

functional block diagram





**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>**

Supply voltage, $V_{DD}$ (see Note 1)	7 V
All other pins (see Note 1)	–0.3 V to 7 V
Maximum low output current, $I_{OL}$	5 mA
Maximum high output current, $I_{OH}$	–5 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{DD}$ )	±10 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{DD}$ )	±10 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, $T_A$	–40°C to 85°C
Storage temperature range, $T_{stg}$	–65°C to 150°C
Soldering temperature	260°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND. For reliable operation, the device must not be operated at 7 V for more than  $t=1000$  h continuously

**DISSIPATION RATING TABLE**

PACKAGE	$T_A < 25^\circ\text{C}$ POWER RATING	DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$	$T_A = 70^\circ\text{C}$ POWER RATING	$T_A = 85^\circ\text{C}$ POWER RATING
DBV	437 mW	3.5 mW/°C	280 mW	227 mW

**recommended operating conditions at specified temperature range**

	MIN	MAX	UNIT
Supply voltage, $V_{DD}$	1.6	6	V
Input voltage, $V_I$	0	$V_{DD} + 0.3$	V
High-level input voltage, $V_{IH}$	$0.7 \times V_{DD}$		V
Low-level input voltage, $V_{IL}$		$0.3 \times V_{DD}$	V
Input transition rise and fall rate at $\overline{MR}$ , $\Delta t/\Delta V$		100	ns/V
Operating free-air temperature range, $T_A$	–40	85	°C

## electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER			TEST CONDITION		MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	$\overline{\text{RESET}}$ (TPS3836)	V <sub>DD</sub> = 3.3 V,	I <sub>OH</sub> = −2 mA	0.8 × V <sub>DD</sub>			V
			V <sub>DD</sub> = 6 V,	I <sub>OH</sub> = −3 mA				
		RESET (TPS3837)	V <sub>DD</sub> = 1.8 V,	I <sub>OH</sub> = −1 mA				
			V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = −2 mA				
V <sub>OL</sub>	Low-level output voltage	$\overline{\text{RESET}}$ (TPS3836/8)	V <sub>DD</sub> = 1.8 V,	I <sub>OL</sub> = 1 mA			0.4	V
			V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA				
		RESET (TPS3837)	V <sub>DD</sub> = 3.3 V,	I <sub>OL</sub> = 2 mA				
			V <sub>DD</sub> = 6 V,	I <sub>OL</sub> = 3 mA				
	Power-up reset voltage (see Note 2)	TPS3836/8	V <sub>DD</sub> ≥ 1.1 V,	I <sub>OL</sub> = 50 μA	0.8 × V <sub>DD</sub>		0.2	V
		TPS3837	V <sub>DD</sub> ≥ 1.1 V,	I <sub>OH</sub> = −50 μA				
V <sub>IT</sub>	Negative-going input threshold voltage (see Note 3)	TPS383xE18	T <sub>A</sub> = −40°C to 85°C		1.66	1.71	1.74	V
		TPS383xJ25			2.18	2.25	2.29	
		TPS383xH30			2.70	2.79	2.85	
		TPS383xL30			2.56	2.64	2.69	
		TPS383xK33			2.84	2.93	2.99	
V <sub>hys</sub>	Hysteresis at V <sub>DD</sub> input		1.7 V < V <sub>IT</sub> < 2.5 V		30		mV	
			2.5 V < V <sub>IT</sub> < 3.5 V		40			
			3.5 V < V <sub>IT</sub> < 5 V		50			
I <sub>IH</sub>	High-level input current	$\overline{\text{MR}}$ (see Note 4)	$\overline{\text{MR}}$ = 0.7 × V <sub>DD</sub> ,	V <sub>DD</sub> = 6 V	−40	−60	−100	μA
		CT	CT = V <sub>DD</sub> = 6 V		−25		25	nA
I <sub>IL</sub>	Low-level input current	$\overline{\text{MR}}$ (see Note 4)	$\overline{\text{MR}}$ = 0 V,	V <sub>DD</sub> = 6 V	−130	−200	−340	μA
		CT	CT = 0 V,	V <sub>DD</sub> = 6 V	−25		25	nA
I <sub>OH</sub>	High-level output current	TPS3838	V <sub>DD</sub> = V <sub>IT</sub> + 0.2 V,	V <sub>OH</sub> = V <sub>DD</sub>			25	nA
I <sub>DD</sub>	Supply current		V <sub>DD</sub> > V <sub>IT</sub> ,	V <sub>DD</sub> < 3 V		220	400	nA
			V <sub>DD</sub> > V <sub>IT</sub> ,	V <sub>DD</sub> > 3 V		250	450	
				V <sub>DD</sub> < V <sub>IT</sub>			10	15
Internal pullup resistor at $\overline{\text{MR}}$						30		kΩ
C <sub>I</sub>	Input capacitance at $\overline{\text{MR}}$ , CT		V <sub>I</sub> = 0 V to V <sub>DD</sub>		5			pF

NOTES: 2. The lowest voltage at which  $\overline{\text{RESET}}$  output becomes active.  $t_r$ ,  $V_{DD} \geq 15 \mu\text{s/V}$ 3. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic,  $0.1 \mu\text{F}$ ) should be placed near the supply terminal.4. If manual reset is unused,  $\overline{\text{MR}}$  should be connected to  $V_{DD}$  to minimize current consumption.

timing requirements at  $R_L = 1\text{ M}\Omega$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_w$	Pulse width	at $V_{DD}$ $V_{IH} = V_{IT} + 0.2\text{ V}$ , $V_{IL} = V_{IT} - 0.2\text{ V}$	6			$\mu\text{s}$
		at $\overline{\text{MR}}$ $V_{DD} \geq V_{IT} + 0.2\text{ V}$ , $V_{IH} = 0.7 \times V_{DD}$ , $V_{IL} = 0.3 \times V_{DD}$	1			$\mu\text{s}$

switching characteristics at  $R_L = 1\text{ M}\Omega$ ,  $C_L = 50\text{ pF}$ ,  $T_A = 25^\circ\text{C}$





PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_d$	Delay time	$V_{DD} \geq V_{IT} + 0.2\text{ V}$ , $\overline{\text{MR}} = 0.7 \times V_{DD}$ , $\text{CT} = \text{GND}$ , See timing diagram	5	10	15	ms
		$V_{DD} \geq V_{IT} + 0.2\text{ V}$ , $\overline{\text{MR}} = 0.7 \times V_{DD}$ , $\text{CT} = V_{DD}$ , See timing diagram	100	200	300	
$t_{PHL}$	Propagation (delay) time, high-to-low-level output	$V_{DD}$ to $\overline{\text{RESET}}$ delay (TPS3836, TPS3838) $V_{IL} = V_{IT} - 0.2\text{ V}$ , $V_{IH} = V_{IT} + 0.2\text{ V}$			10	$\mu\text{s}$
		$V_{IL} = 1.6\text{ V}$			50	
$t_{PLH}$	Propagation (delay) time, low-to-high-level output	$V_{DD}$ to $\overline{\text{RESET}}$ delay (TPS3837) $V_{IL} = V_{IT} - 0.2\text{ V}$ , $V_{IH} = V_{IT} + 0.2\text{ V}$			10	$\mu\text{s}$
		$V_{IL} = 1.6\text{ V}$			50	
$t_{PHL}$	Propagation (delay) time, high-to-low-level output	$\overline{\text{MR}}$ to $\overline{\text{RESET}}$ delay (TPS3836, TPS3838) $V_{DD} \geq V_{IT} + 0.2\text{ V}$ , $V_{IL} = 0.3 \times V_{DD}$			0.1	$\mu\text{s}$
$t_{PLH}$	Propagation (delay) time, low-to-high-level output	$\overline{\text{MR}}$ to $\overline{\text{RESET}}$ delay (TPS3837) $V_{IL} = 0.7 \times V_{DD}$			0.1	$\mu\text{s}$

## TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
$I_{DD}$	Supply current	vs Supply voltage	1
$I_{MR}$	Manual reset current	vs Manual reset voltage	2
$V_{OL}$	Low-level output voltage	vs Low-level output current	3
$V_{OH}$	High-level output voltage	vs High-level output current	4
	Normalized reset threshold voltage	vs Free-air temperature	5
	Minimum pulse duration at $V_{DD}$	vs $V_{DD}$ Threshold overdrive	6

## TYPICAL CHARACTERISTICS





## TYPICAL CHARACTERISTICS




Figure 5





Figure 6

## MECHANICAL DATA

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-178

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265