## TPS76515, TPS76525, TPS76527 TPS76528, TPS76530, TPS76533, TPS76550, TPS76501 ULTRA-LOW QUIESCIENT CURRENT 150-mA LOW-DROPOUT VOLTAGE REGULATORS

SLVS236 - AUGUST 1999

D PACKAGE (TOP VIEW)

NC/FB

PG

EN

GND [] 3

OUT

OUT

6 🛮 IN

5 | IN


- 150-mA Low-Dropout Voltage Regulator
- Available in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V, 5.0-V Fixed Output and Adjustable Versions
- Dropout Voltage to 85 mV (Typ) at 150 mA (TPS76550)
- Ultra-Low 35-μA Typical Quiescent Current
- 3% Tolerance Over Specified Conditions for Fixed-Output Versions
- Open Drain Power Good
- 8-Pin SOIC Package
- Thermal Shutdown Protection


#### description

This device is designed to have an ultra-low quiescent current and be stable with a 4.7-μF capacitor. This combination provides high performance at a reasonable cost.

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 85 mV at an output current of 150 mA for the TPS76550) and is directly proportional to the output current. Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (typically 35  $\mu$ A over the full range of output current, 0 mA to 150 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. This LDO family also features a sleep mode; applying a TTL high signal to  $\overline{\text{EN}}$  (enable) shuts down the regulator, reducing the quiescent current to less than 1  $\mu$ A (typ).









Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### description (continued)


Power good (PG) is an active high output, which can be used to implement a power-on reset or a low-battery indicator.

The TPS765xx is offered in 1.5-V, 1.8-V, 2.5-V, 2.7-V, 2.8-V, 3.0-V, 3.3-V and 5.0-V fixed-voltage versions and in an adjustable version (programmable over the range of 1.25 V to 5.5 V). Output voltage tolerance is specified as a maximum of 3% over line, load, and temperature ranges. The TPS765xx family is available in 8 pin SOIC package.

#### **AVAILABLE OPTIONS**

|                | AVAILABLE OF HOM              |                  |
|----------------|-------------------------------|------------------|
| <b>T</b> .     | OUTPUT VOLTAGE<br>(V)         | PACKAGED DEVICES |
| TJ             | ТҮР                           | SOIC<br>(D)      |
|                | 5.0                           | TPS76550D        |
|                | 3.3                           | TPS76533D        |
|                | 3.0                           | TPS76530D        |
|                | 2.8                           | TPS76528D        |
| -40°C to 125°C | 2.7                           | TPS76527D        |
| 10 0 10 120 0  | 2.5                           | TPS76525D        |
|                | 1.8                           | TPS76518D        |
|                | 1.5                           | TPS76515D        |
|                | Adjustable<br>1.25 V to 5.5 V | TPS76501D        |

The TPS76501 is programmable using an external resistor divider (see application information). The D package is available taped and reeled. Add an R suffix to the device type (e.g., TPS76501DR).




<sup>†</sup> See application information section for capacitor selection details.


Figure 1. Typical Application Configuration for Fixed Output Options



## functional block diagram—adjustable version



### functional block diagram—fixed-voltage version



## TPS76515, TPS76518, TPS76525, TPS76527 TPS76528, TPS76530, TPS76533, TPS76550, TPS76501 ULTRA-LOW QUIESCIENT CURRENT 150-mA LOW-DROPOUT VOLTAGE REGULATORS

SLVS236 - AUGUST 1999

#### Terminal Functions - SOIC Package

| TERMIN | IAL | 1/0 | DESCRIPTION   |
|--------|-----|-----|---|
| NAME   | NO. | 1/0 | DESCRIPTION   |
| EN     | 4   | I   | Enable input  |
| FB/NC  | 1   | I   | Feedback input voltage for adjustable device (no connect for fixed options) |
| GND    | 3   |     | Regulator ground  |
| IN     | 5   | I   | Input voltage   |
| IN     | 6   | I   | Input voltage   |
| OUT    | 7   | 0   | Regulated output voltage  |
| OUT    | 8   | 0   | Regulated output voltage  |
| PG     | 2   | 0   | PG output   |

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Input voltage range <sup>‡</sup> , V <sub>I</sub>            | —0.3 V to 16.5 V   |
|--|--------------------|
| Peak output current  | Internally limited |
| Continuous total power dissipation                           |                    |
| Operating virtual junction temperature range, T <sub>J</sub> | 40°C to 125°C      |
| Storage temperature range, T <sub>stg</sub>                  |                    |

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURES**

| PACKAGE | AIR FLOW<br>(CFM) | T <sub>A</sub> < 25°C<br>POWER RATING | DERATING FACTOR<br>ABOVE T <sub>A</sub> = 25°C | T <sub>A</sub> = 70°C<br>POWER RATING | T <sub>A</sub> = 85°C<br>POWER RATING |  |
|---------|-------------------|---------------------------------------|--|---------------------------------------|---------------------------------------|--|
| D       | 0                 | 568 mW                                | 5.68 mW/°C                                     | 312 mW                                | 227 mW                                |  |
|         | 250               | 904 mW                                | 9.04 mW/°C                                     | 497 mW                                | 361 mW                                |  |

#### recommended operating conditions

|   | MIN | MAX | UNIT |
|---|-----|-----|------|
| Input voltage, V <sub>I</sub> ☆                                 | 2.7 | 10  | V    |
| Output voltage range, VO  | 1.2 | 5.5 | V    |
| Output current, IO (Note 1)                                     | 0   | 150 | mA   |
| Operating virtual junction temperature, T <sub>J</sub> (Note 1) | -40 | 125 | °C   |

★ To calculate the minimum input voltage for your maximum output current, use the following equation: V<sub>I</sub>(min) = V<sub>O</sub>(max) + V<sub>DO</sub>(max load).
NOTE 1: Continuous current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



<sup>‡</sup> All voltage values are with respect to network terminal ground.

## TPS76515, TPS76525, TPS76527 TPS76528, TPS76530, TPS76533, TPS76550, TPS76501 ULTRA-LOW QUIESCIENT CURRENT 150-mA LOW-DROPOUT VOLTAGE REGULATORS

SLVS236 - AUGUST 1999

# electrical characteristics over recommended operating free-air temperature range, V<sub>i</sub> = V<sub>O(typ)</sub> + 1 V, I<sub>O</sub> = 10 $\mu$ A, EN = 0 V, C<sub>O</sub> = 4.7 $\mu$ F (unless otherwise noted)

| PARAMETER   |                  | TEST CO  | ONDITIONS  | MIN                | TYP  | MAX                | UNIT  |  |
|---|------------------|--|--|--------------------|------|--------------------|-------|--|
|   | TPS76501         | $5.5 \text{ V} \ge \text{V}_{\text{O}} \ge 1.25 \text{ V},$  | T <sub>J</sub> = 25°C  |                    | ٧o   |                    |       |  |
|   | 11 370301        | $5.5 \text{ V} \ge \text{V}_{\text{O}} \ge 1.25 \text{ V},$  | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$                          | 0.97V <sub>O</sub> |      | 1.03V <sub>O</sub> |       |  |
|   | TPS76515         | T <sub>J</sub> = 25°C,                                       | $2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       |                    | 1.5  |                    |       |  |
|   | 11 370313        | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$         | $2.7 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       | 1.455              |      | 1.545              |       |  |
|   | TPS76518         | $T_J = 25^{\circ}C$ ,  | 2.8 V < V <sub>IN</sub> < 10 V   |                    | 1.8  |                    |       |  |
|   | 11 370310        | $T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$               | $2.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       | 1.746              |      | 1.854              |       |  |
|   | TPS76525         | T <sub>J</sub> = 25°C,                                       | 3.5 V < V <sub>IN</sub> < 10 V   |                    | 2.5  |                    |       |  |
|   | 11 370323        | $T_J = -40^{\circ}C \text{ to } 125^{\circ}C,$               | 3.5 V < V <sub>IN</sub> < 10 V   | 2.425              |      | 2.575              |       |  |
| Output voltage<br>(10 μA to 150 mA load)                        | TPS76527         | T <sub>J</sub> = 25°C,                                       | 3.7 V < V <sub>IN</sub> < 10 V   |                    | 2.7  |                    | V     |  |
| (see Note 2)  | 11 070327        | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$         |  | 2.619              |      | 2.781              | v     |  |
|   | TPS76528         | $T_J = 25^{\circ}C$ ,  | $3.8 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       |                    | 2.8  |                    |       |  |
|   | 11 070320        | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$ | 3.8 V < V <sub>IN</sub> < 10 V   | 2.716              |      | 2.884              |       |  |
|   | TPS76530         | T <sub>J</sub> = 25°C,                                       | $4.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       |                    | 3.0  |                    |       |  |
|   | 11 370330        | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C},$         | $4.0 \text{ V} < \text{V}_{1N} < 10 \text{ V}$                                       | 2.910              |      | 3.090              |       |  |
|   | TPS76533         | T <sub>J</sub> = 25°C,                                       | 4.3 V < V <sub>IN</sub> < 10 V   |                    | 3.3  |                    |       |  |
|   | 17370555         | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$ | 4.3 V < V <sub>IN</sub> < 10 V   | 3.201              |      | 3.399              |       |  |
|   | TPS76550         | T <sub>J</sub> = 25°C,                                       | 6.0 V < V <sub>IN</sub> < 10 V   |                    | 5.0  |                    |       |  |
|   | 117370330        | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C},$ | 6.0 V < V <sub>IN</sub> < 10 V   | 4.850              |      | 5.150              |       |  |
| Quiescent current (GND current)                                 |                  | $10 \mu\text{A} < I_{\text{O}} < 150 \text{mA},$             | T <sub>J</sub> = 25°C  |                    | 35   |                    | μА    |  |
| EN = 0V, (see Note 2)   |                  | $I_O = 150 \text{ mA},$                                      | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$                          |                    |      | 50                 | μΑ    |  |
| Output voltage line regulation ( $\Delta V$ (see Notes 2 and 3) | ′O/VO )          | $V_{O} + 1 V < V_{I} \le 10 V$                               | $T_J = 25^{\circ}C$  |                    | 0.01 |                    | %/V   |  |
| Load regulation   |                  | $I_O = 10 \mu\text{A}$ to 150 mA                             |  |                    | 0.3% |                    |       |  |
| Output noise voltage  |                  | BW = 300 Hz to 50 kF $C_O = 4.7 \mu F$ ,                     | lz,<br>T <sub>J</sub> = 25°C   |                    | 200  |                    | μVrms |  |
| Output current Limit  |                  | V <sub>O</sub> = 0 V   |  |                    | 0.8  | 1.2                | Α     |  |
| Thermal shutdown junction temper                                | erature          |  |  |                    | 150  |                    | °C    |  |
| Chandley average  |                  | EN = V <sub>I</sub> ,  | $T_J = 25^{\circ}C$ ,<br>2.7 V < V <sub>I</sub> < 10 V                               |                    | 1    |                    | μΑ    |  |
| Standby current   |                  | $\overline{EN} = V_{I},$                                     | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$<br>2.7 V < V <sub>I</sub> < 10 V |                    |      | 10                 | μΑ    |  |
| FB input current  | TPS76501         | FB = 1.5 V   |  |                    | 2    |                    | nA    |  |
| High level enable input voltage                                 |                  |  |  | 2.0                |      |                    | V     |  |
| Low level enable input voltage                                  |                  |  |  |                    |      | 0.8                | V     |  |
| Power supply ripple rejection (see Note 2)                      |                  | f = 1 kHz,<br>I <sub>O</sub> = 10 μA,                        | $C_{O} = 4.7 \mu\text{F},$<br>$T_{J} = 25^{\circ}\text{C}$                           |                    | 63   |                    | dB    |  |
| Minimum input volta   | ige for valid PG | I <sub>O</sub> (PG) = 300μA                                  |  |                    | 1.1  |                    | V     |  |
| Trip threshold voltage  | ge               | V <sub>O</sub> decreasing                                    |  | 92                 |      | 98                 | %Vo   |  |
| PG Hysteresis voltage   |                  | Measured at VO   |  |                    | 0.5  |                    | %Vo   |  |
| Output low voltage  |                  | V <sub>I</sub> = 2.7 V,                                      | I <sub>O(PG)</sub> = 1mA   |                    | 0.15 | 0.4                | V     |  |
| <u> </u>  |                  | V <sub>(PG)</sub> = 5 V                                      | J(. J)   |                    |      | 1                  | μΑ    |  |
| Leakage current   | сеакаде сипен    |  |  |                    |      |                    |       |  |
| Input current (EN)  |                  | EN = 0 V   |  | -1                 | 0    | 1                  |       |  |

NOTE: 2. Minimum IN operating voltage is 2.7 V or  $V_{O(typ)}$  + 1 V, whichever is greater. Maximum IN voltage 10 V.



## TPS76515, TPS76518, TPS76525, TPS76527 TPS76528, TPS76530, TPS76533, TPS76550, TPS76501 ULTRA-LOW QUIESCIENT CURRENT 150-mA LOW-DROPOUT VOLTAGE REGULATORS SLVS236 - AUGUST 1999

electrical characteristics over recommended operating free-air temperature range,  $V_i = V_{O(tv_D)} + 1 \text{ V}$ ,  $I_O = 10 \text{ }\mu\text{A}$ ,  $\overline{\text{EN}} = 0 \text{ V}$ ,  $C_O = 4.7 \text{ }\mu\text{F}$  (unless otherwise noted) (continued)

| PARAMETER       |          | TEST (                   | CONDITIONS  | MIN | TYP | MAX | UNIT |
|-----------------|----------|--------------------------|---|-----|-----|-----|------|
|                 | TPS76528 | I <sub>O</sub> = 150 mA, | T <sub>J</sub> = 25°C                                       |     | 190 |     |      |
|                 | 15370020 | I <sub>O</sub> = 150 mA, | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$         |     |     | 330 |      |
|                 | TPS76530 | I <sub>O</sub> = 150 mA, | T <sub>J</sub> = 25°C                                       |     | 160 |     |      |
| Dropout voltage |          | I <sub>O</sub> = 150 mA, | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$         |     |     | 280 | mV   |
| (See Note 4)    | TPS76533 | I <sub>O</sub> = 150 mA, | T <sub>J</sub> = 25°C                                       |     | 140 |     | IIIV |
|                 | 15370000 | I <sub>O</sub> = 150 mA, | $T_J = -40^{\circ}\text{C to } 125^{\circ}\text{C}$         |     |     | 240 |      |
|                 | TPS76550 | I <sub>O</sub> = 150 mA, | T <sub>J</sub> = 25°C                                       |     | 85  |     |      |
|                 | 15370000 | I <sub>O</sub> = 150 mA, | $T_J = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$ |     |     | 150 |      |

NOTES: 3. If  $V_0 \le 1.8 \text{ V}$  then  $V_{imin} = 2.7 \text{ V}$ ,  $V_{imax} = 10 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - 2.7 \text{ V})}{100} \times 1000$$

If  $V_0 \ge 2.5 \text{ V}$  then  $V_{imin} = V_0 + 1 \text{ V}$ ,  $V_{imax} = 10 \text{ V}$ :

Line Reg. (mV) = 
$$(\%/V) \times \frac{V_O(V_{imax} - (V_O + 1 V))}{100} \times 1000$$


 IN voltage equals V<sub>O</sub>(Typ) – 100 mV; TPS76501 output voltage set to 3.3 V nominal with external resistor divider. TPS76515, TPS76518, TPS76525, and TPS76527 dropout voltage limited by input voltage range limitations (i.e., TPS76530 input voltage needs to drop to 2.9 V for purpose of this test).


#### **Table of Graphs**


|                                    |                              | FIGURE  |
|------------------------------------|------------------------------|---------|
| Output valtage                     | vs Load current              | 2, 3    |
| Output voltage                     | vs Free-air temperature      | 4, 5    |
| Ground current                     | vs Load current              | 6, 7    |
| Ground current                     | vs Free-air temperature      | 8, 9    |
| Power supply ripple rejection      | vs Frequency                 | 10      |
| Output spectral noise density      | vs Frequency                 | 11      |
| Output impedance                   | vs Frequency                 | 12      |
| Dropout voltage                    | vs Free-air temperature      | 13, 14  |
| Line transient response            |                              | 15, 17  |
| Load transient response            |                              | 16, 18  |
| Output voltage                     | vs Time                      | 19      |
| Dropout voltage                    | vs Input voltage             | 20      |
| Equivalent series resistance (ESR) | vs Output current            | 21 – 24 |
| Equivalent series resistance (ESR) | vs Added ceramic capacitance | 25, 26  |


SLVS236 – AUGUST 1999

#### TYPICAL CHARACTERISTICS











#### TYPICAL CHARACTERISTICS





SLVS236 - AUGUST 1999

#### **TYPICAL CHARACTERISTICS**



## **OUTPUT IMPEDANCE FREQUENCY** 101 $V_{|} = 4.3 V$ $C_O = 10 \mu F$ T<sub>A</sub> = 25°C $Z_{o}-$ Output Impedance $-\Omega$ 100 $I_0 = 1 \text{ mA}$ 10-1 I<sub>O</sub> = 150 mA 10-2 10 100 10k 100k 1M f - Frequency - Hz



Figure 12

#### TYPICAL CHARACTERISTICS








Figure 15


Figure 16

SLVS236 – AUGUST 1999


#### TYPICAL CHARACTERISTICS








#### TYPICAL CHARACTERISTICS






TYPICAL REGION OF STABILITY


**EQUIVALENT SERIES RESISTANCE**†

#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>



#### TYPICAL REGION OF STABILITY **EQUIVALENT SERIES RESISTANCE**<sup>†</sup>

Figure 22



<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



SLVS236 - AUGUST 1999

#### TYPICAL CHARACTERISTICS




Figure 27. Test Circuit for Typical Regions of Stability (Figures 20 through 23) (Fixed Output Options)

<sup>†</sup> Equivalent series resistance (ESR) refers to the total series resistance, including the ESR of the capacitor, any series resistance added externally, and PWB trace resistance to Co.



Obsolete Devices: TPS76501, TPS76525, TPS76528

TPS76515, TPS76518, TPS76525, TPS76527 TPS76528, TPS76530, TPS76533, TPS76550, TPS76501 ULTRA-LOW QUIESCIENT CURRENT 150-mA LOW-DROPOUT VOLTAGE REGULATORS SLVS236 - AUGUST 1999

#### APPLICATION INFORMATION

The TPS765xx family includes eight fixed-output voltage regulators (1.5 V, 1.8 V, 2.5 V, 2.7 V, 2.8 V, 3.0 V, 3.3 V, and 5.0 V), and an adjustable regulator, the TPS76501 (adjustable from 1.25 V to 5.5 V).

#### device operation

The TPS765xx features very low quiescent current, which remains virtually constant even with varying loads. Conventional LDO regulators use a pnp pass element, the base current of which is directly proportional to the load current through the regulator ( $I_B = I_C/\beta$ ). The TPS765xx uses a PMOS transistor to pass current; because the gate of the PMOS is voltage driven, operating current is low and invariable over the full load range.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in  $\beta$  forces an increase in  $I_B$  to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS765xx quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS765xx family also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to 1  $\mu$ A (typ). If the shutdown feature is not used,  $\overline{\text{EN}}$  should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 160  $\mu$ s.

#### minimum load requirements

The TPS765xx family is stable even at zero load; no minimum load is required for operation.

#### FB - pin connection (adjustable version only)

The FB pin is an input pin to sense the output voltage and close the loop for the adjustable option . The output voltage is sensed through a resistor divider network to close the loop as it is shown in Figure 29. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit to improve performance at that point. Internally, FB connects to a high-impedance wide-bandwidth amplifier and noise pickup feeds through to the regulator output. Routing the FB connection to minimize/avoid noise pickup is essential.

#### external capacitor requirements

An input capacitor is not usually required; however, a ceramic bypass capacitor (0.047  $\mu$ F or larger) improves load transient response and noise rejection if the TPS765xx is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

Like all low dropout regulators, the TPS765xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance value is 4.7  $\mu$ F and the ESR (equivalent series resistance) must be between 300-m $\Omega$  and 20- $\Omega$ . Capacitor values 4.7  $\mu$ F or larger are acceptable, provided the ESR is less than 20  $\Omega$ . Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described previously.



SLVS236 – AUGUST 1999

#### APPLICATION INFORMATION

#### external capacitor requirements (continued)




Figure 28. Typical Application Circuit (Fixed Versions)

#### programming the TPS76501 adjustable LDO regulator

The output voltage of the TPS76501 adjustable regulator is programmed using an external resistor divider as shown in Figure 29. The output voltage is calculated using:


$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Where

 $V_{ref} = 1.224 \text{ V}$  typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 7- $\mu$ A divider current. Lower value resistors can be used but offer no inherent advantage and waste more power. Higher values should be avoided as leakage currents at FB increase the output voltage error. The recommended design procedure is to choose R2 = 169 k $\Omega$  to set the divider current at 7  $\mu$ A and then calculate R1 using:

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2 \tag{2}$$



## OUTPUT VOLTAGE PROGRAMMING GUIDE

| OUTPUT<br>VOLTAGE | R1  | R2  | UNIT |
|-------------------|-----|-----|------|
| 2.5 V             | 174 | 169 | kΩ   |
| 3.3 V             | 287 | 169 | kΩ   |
| 3.6 V             | 324 | 169 | kΩ   |
| 4.0 V             | 383 | 169 | kΩ   |
| 5.0 V             | 523 | 169 | kΩ   |

Figure 29. TPS76501 Adjustable LDO Regulator Programming



#### **APPLICATION INFORMATION**

#### power-good indicator

The TPS765xx features a power-good (PG) output that can be used to monitor the status of the regulator. The internal comparator monitors the output voltage: when the output drops to between 92% and 98% of its nominal regulated value, the PG output transistor turns on, taking the signal low. The open-drain output requires a pullup resistor. If not used, it can be left floating. PG can be used to drive power-on reset circuitry or used as a low-battery indicator.

#### regulator protection

The TPS765xx PMOS-pass transistor has a built-in back diode that conducts reverse currents when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. When extended reverse voltage is anticipated, external limiting may be appropriate.

The TPS765xx also features internal current limiting and thermal protection. During normal operation, the TPS765xx limits output current to approximately 0.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds 150°C(typ), thermal-protection circuitry shuts it down. Once the device has cooled below 130°C(typ), regulator operation resumes.

#### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^{\circ}$ C; the maximum junction temperature should be restricted to  $125^{\circ}$ C under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{D(max)}$ , and the actual dissipation,  $P_{D}$ , which must be less than or equal to  $P_{D(max)}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta, IA}}$$

Where

T<sub>I</sub>max is the maximum allowable junction temperature

 $R_{\theta JA}$  is the thermal resistance junction-to-ambient for the package, i.e., 176°C/W for the 8-terminal SOIC

T<sub>A</sub> is the ambient temperature.

The regulator dissipation is calculated using:

$$P_D = (V_I - V_O) \times I_O$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.







11-Aug-2017

#### **PACKAGING INFORMATION**

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish (6) | MSL Peak Temp       | Op Temp (°C) | Device Marking<br>(4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|----------------------|---------------------|--------------|-------------------------|---------|
| TPS62095RGTR     | ACTIVE | VQFN         | RGT                | 16   | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | SMC                     | Samples |
| TPS62095RGTT     | ACTIVE | VQFN         | RGT                | 16   | 250            | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-2-260C-1 YEAR | -40 to 85    | SMC                     | Samples |
| TPS76501D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76501                   | Samples |
| TPS76501DR       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76501                   | Samples |
| TPS76501DRG4     | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76501                   | Samples |
| TPS76515D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76515                   | Samples |
| TPS76518D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76518                   | Samples |
| TPS76518DG4      | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76518                   | Samples |
| TPS76518DR       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76518                   | Samples |
| TPS76518DRG4     | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76518                   | Samples |
| TPS76525D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76525                   | Samples |
| TPS76528D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76528                   | Samples |
| TPS76530D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76530                   | Samples |
| TPS76530DG4      | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76530                   | Samples |
| TPS76533D        | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76533                   | Samples |
| TPS76533DG4      | ACTIVE | SOIC         | D                  | 8    | 75             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76533                   | Samples |
| TPS76533DR       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU            | Level-1-260C-UNLIM  | -40 to 125   | 76533                   | Samples |



## **PACKAGE OPTION ADDENDUM**

11-Aug-2017

| Orderable Device | Status | Package Type | _       | Pins | _    | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking | Samples |
|------------------|--------|--------------|---------|------|------|----------------------------|------------------|--------------------|--------------|----------------|---------|
|                  | (1)    |              | Drawing |      | Qty  | (2)                        | (6)              | (3)                |              | (4/5)          |         |
| TPS76533DRG4     | ACTIVE | SOIC         | D       | 8    | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 76533          | Samples |
| TPS76550D        | ACTIVE | SOIC         | D       | 8    | 75   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 76550          | Samples |
| TPS76550DG4      | ACTIVE | SOIC         | D       | 8    | 75   | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 76550          | Samples |
| TPS76550DR       | ACTIVE | SOIC         | D       | 8    | 2500 | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | 76550          | Samples |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



## **PACKAGE OPTION ADDENDUM**


11-Aug-2017


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Aug-2017


### TAPE AND REEL INFORMATION





| _ |    |   |
|---|----|---|
|   |    | Dimension designed to accommodate the component width     |
|   |    | Dimension designed to accommodate the component length    |
|   |    | Dimension designed to accommodate the component thickness |
|   | W  | Overall width of the carrier tape                         |
| ſ | P1 | Pitch between successive cavity centers                   |


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device       |      | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|--------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS62095RGTR | VQFN | RGT                | 16 | 3000 | 330.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS62095RGTT | VQFN | RGT                | 16 | 250  | 180.0                    | 12.4                     | 3.3        | 3.3        | 1.1        | 8.0        | 12.0      | Q2               |
| TPS76501DR   | SOIC | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TPS76518DR   | SOIC | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TPS76533DR   | SOIC | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TPS76550DR   | SOIC | D                  | 8  | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |

www.ti.com 11-Aug-2017



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS62095RGTR | VQFN         | RGT             | 16   | 3000 | 552.0       | 367.0      | 36.0        |
| TPS62095RGTT | VQFN         | RGT             | 16   | 250  | 552.0       | 185.0      | 36.0        |
| TPS76501DR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 38.0        |
| TPS76518DR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 38.0        |
| TPS76533DR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 38.0        |
| TPS76550DR   | SOIC         | D               | 8    | 2500 | 367.0       | 367.0      | 38.0        |

## D (R-PDSO-G8)

### PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



## D (R-PDSO-G8)


## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.