



## QUAD/DUAL N-CHANNEL ENHANCEMENT MODE EPAD® PRECISION MATCHED PAIR MOSFET ARRAY

$V_{GS(th)} = +0.20V$

### GENERAL DESCRIPTION

ALD110802/ALD110902 are high precision monolithic quad/dual enhancement mode N-Channel MOSFETS matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications. The ALD110802/ALD110902 MOSFETS are designed and built for exceptional device electrical characteristics matching. Since these devices are on the same monolithic chip, they also exhibit excellent tempco tracking characteristics. They are versatile circuit elements useful as design components for a broad range of analog applications, such as basic building blocks for current sources, differential amplifier input stages, transmission gates, and multiplexer applications. For most applications, connect the V+ pin to the most positive voltage and the V- and IC pins to the most negative voltage in the system. All other pins must have voltages within these voltage limits at all times.

The ALD110802/ALD110902 devices are built for minimum offset voltage and differential thermal response, and they are suited for switching and amplifying applications in  $<+0.1V$  to  $+10V$  systems where low input bias current, low input capacitance and fast switching speed are desired, as these devices exhibit well controlled turn-off and sub-threshold characteristics and can be biased and operated in the sub-threshold region. Since these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment.

The ALD110802/ALD110902 are suitable for use in very low operating voltage or very low power (nanowatt), precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the Field Effect Transistors result from extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 30pA at room temperature. For example, DC beta of the device at a drain current of 3mA, input leakage current of 30pA, and 25°C is  $3mA/30pA = 100,000,000$ .

### FEATURES

- Enhancement-mode (normally off)
- Precision Gate Threshold Voltage of  $+0.20V$
- Matched MOSFET-to-MOSFET characteristics
- Tight lot-to-lot parametric control
- Low input capacitance
- $V_{GS(th)}$  match ( $V_{OS}$ ) to 10mV
- High input impedance —  $10^{12}\Omega$  typical
- Positive, zero, and negative  $V_{GS(th)}$  temperature coefficient
- DC current gain  $>10^8$
- Low input and output leakage currents

### ORDERING INFORMATION ("L" suffix denotes lead-free (RoHS))


Operating Temperature Range*			
0°C to +70°C		0°C to +70°C	
16-Pin SOIC Package	16-Pin Plastic Dip Package	8-Pin SOIC Package	8-Pin Plastic Dip Package
ALD110802SCL ALD110802PCL		ALD110902SAL ALD110902PAL	

\* Contact factory for industrial temp. range or user-specified threshold voltage values.

### APPLICATIONS

- Ultra low power (nanowatt) analog and digital circuits
- Ultra low operating voltage ( $<0.20V$ ) circuits
- Sub-threshold biased and operated circuits
- Precision current mirrors and current sources
- Nano-Amp current sources
- High impedance resistor simulators
- Capacitive probes and sensor interfaces
- Differential amplifier input stages
- Discrete Voltage comparators and level shifters
- Voltage bias circuits
- Sample and Hold circuits
- Analog and digital inverters
- Charge detectors and charge integrators
- Source followers and High Impedance buffers
- Current multipliers
- Discrete Analog switches / multiplexers

### PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATINGS

Drain-Source voltage,  $V_{DS}$  \_\_\_\_\_ 10.6V  
 Gate-Source voltage,  $V_{GS}$  \_\_\_\_\_ 10.6V  
 Power dissipation \_\_\_\_\_ 500 mW  
 Operating temperature range SCL, PCL, SAL, PAL \_\_\_\_\_ 0°C to +70°C  
 Storage temperature range \_\_\_\_\_ -65°C to +150°C  
 Lead temperature, 10 seconds \_\_\_\_\_ +260°C

**CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.**

## OPERATING ELECTRICAL CHARACTERISTICS

**$V^+ = +5V$   $V^- = GND$   $T_A = 25^\circ C$  unless otherwise specified**

Parameter	Symbol	ALD110802/ALD110902			Unit	Test Conditions
		Min	Typ	Max		
Gate Threshold Voltage	$V_{GS(th)}$	0.18	0.20	0.22	V	$I_{DS} = 1\mu A$ , $V_{DS} = 0.1V$
Offset Voltage $V_{GS(th)1} - V_{GS(th)2}$	$V_{OS}$		2	10	mV	
Offset VoltageTempco	$TC_{VOS}$		5		$\mu V/^\circ C$	$V_{DS1} = V_{DS2}$
Gate Threshold Voltage Tempco	$TC_{VGS(th)}$		-1.7 0.0 +1.6		mV/ $^\circ C$	$I_{DS} = 1\mu A$ , $V_{DS} = 0.1V$ $I_{DS} = 20\mu A$ , $V_{DS} = 0.1V$ $I_{DS} = 40\mu A$ , $V_{DS} = 0.1V$
Drain Source On Current	$I_{DS(ON)}$		12.0 3.0		mA	$V_{GS} = +9.7V$ , $V_{DS} = +5V$ $V_{GS} = +4.2V$ , $V_{DS} = +5V$
Forward Transconductance	$G_{FS}$		1.4		mmho	$V_{GS} = +4.2V$ $V_{DS} = +9.2V$
Transconductance Mismatch	$\Delta G_{FS}$		1.8		%	
Output Conductance	$G_{OS}$		68		$\mu mho$	$V_{GS} = +4.2V$ $V_{DS} = +9.2V$
Drain Source On Resistance	$R_{DS(ON)}$		500		$\Omega$	$V_{GS} = +4.2V$ $V_{DS} = +0.1V$
Drain Source On Resistance Mismatch	$\Delta R_{DS(ON)}$		0.5		%	
Drain Source Breakdown Voltage	$BV_{DSX}$	10			V	$V^- = V_{GS} = -0.8V$ $I_{DS} = 1.0\mu A$
Drain Source Leakage Current <sup>1</sup>	$I_{DS(OFF)}$		10	400 4	pA nA	$V_{GS} = -0.8V$ , $V_{DS} = +5V$ $V^- = -5V$ $T_A = 125^\circ C$
Gate Leakage Current <sup>1</sup>	$I_{GSS}$		3	200 1	pA nA	$V_{GS} = +5V$ , $V_{DS} = 0V$ $T_A = 125^\circ C$
Input Capacitance	$C_{ISS}$		2.5		pF	
Transfer Reverse Capacitance	$C_{RSS}$		0.1		pF	
Turn-on Delay Time	$t_{on}$		10		ns	$V^+ = 5V$ , $R_L = 5K\Omega$
Turn-off Delay Time	$t_{off}$		10		ns	$V^+ = 5V$ , $R_L = 5K\Omega$
Crosstalk			60		dB	$f = 100KHz$

Notes: <sup>1</sup> Consists of junction leakage currents

## PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY

ALD1108xx/ALD1109xx/ALD1148xx/ALD1149xx are monolithic quad/dual N-Channel MOSFETs matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications.

ALD's Electrically Programmable Analog Device (EPAD) technology provides a family of matched transistors with a range of precision threshold values. All members of this family are designed and actively programmed for exceptional matching of device electrical characteristics. Threshold values range from -3.50V Depletion to +3.50V Enhancement devices, including standard products specified at -3.50V, -1.30V, -0.40V, +0.00V, +0.20V, +0.40V, +0.80V, +1.40V, and +3.30V. ALD can also provide any customer desired value between -3.50V and +3.50V. For all these devices, even the depletion and zero threshold transistors, ALD EPAD technology enables the same well controlled turn-off, subthreshold, and low leakage characteristics as standard enhancement mode MOSFETs. With the design and active programming, even units from different batches and different dates of manufacture have well matched characteristics. As these devices are on the same monolithic chip, they also exhibit excellent tempco tracking.

This EPAD MOSFET Array product family (EPAD MOSFET) is available in the three separate categories, each providing a distinctly different set of electrical specifications and characteristics. The first category is the ALD110800/ALD110900 Zero-Threshold™ mode EPAD MOSFETs. The second category is the ALD1108xx/ALD1109xx enhancement mode EPAD MOSFETs. The third category is the ALD1148xx/ALD1149xx depletion mode EPAD MOSFETs. (The suffix "xx" denotes threshold voltage in 0.1V steps, for example, xx = 08 denotes 0.80V).

The ALD110800/ALD110900 (quad/dual) are EPAD MOSFETs in which the individual threshold voltage of each MOSFET is fixed at zero. The threshold voltage is defined as  $I_{DS} = 1\mu A$  @  $V_{DS} = 0.1V$  when the gate voltage  $V_{GS} = 0.00V$ . Zero threshold devices operate in the enhancement region when operated above threshold voltage and current level ( $V_{GS} > 0.00V$  and  $I_{DS} > 1\mu A$ ) and subthreshold region when operated at or below threshold voltage and current level ( $V_{GS} \leq 0.00V$  and  $I_{DS} < 1\mu A$ ). This device, along with other very low threshold voltage members of the product family, constitute a class of EPAD MOSFETs that enable ultra low supply voltage operation and nanopower type of circuit designs, applicable in either analog or digital circuits.

The ALD1108xx/ALD1109xx (quad/dual) product family features precision matched enhancement mode EPAD MOSFET devices, which require a positive bias voltage to turn on. Precision threshold values such as +1.40V, +0.80V, +0.20V are offered. No conductive channel exists between the source and drain at zero applied gate voltage for these devices, except that the +0.20V version has a subthreshold current at about 20nA.

The ALD1148xx/ALD1149xx (quad/dual) features depletion mode EPAD MOSFETs, which are normally-on devices when the gate bias voltage is at zero volts. The depletion mode threshold voltage is at a negative voltage level at which the EPAD MOSFET turns off. Without a supply voltage and/or with  $V_{GS} = 0.0V$  the EPAD MOSFET device is already turned on and exhibits a defined and controlled on-resistance between the source and drain terminals.

The ALD1148xx/ALD1149xx depletion mode EPAD MOSFETs are different from most other types of depletion mode MOSFETs and certain types of JFETs in that they do not exhibit high gate leakage currents and channel/junction leakage currents. When negative

signal voltages are applied to the gate terminal, the designer/user can depend on the EPAD MOSFET device to be controlled, modulated and turned off precisely. The device can be modulated and turned-off under the control of the gate voltage in the same manner as the enhancement mode EPAD MOSFET and the same device equations apply.

EPAD MOSFETs are ideal for minimum offset voltage and differential thermal response, and they are used for switching and amplifying applications in low voltage (1V to 10V or +/-0.5V to +/-5V) or ultra low voltage (less than 1V or +/-0.5V) systems. They feature low input bias current (less than 30pA max.), ultra low power (microWatt) or Nanopower (power measured in nanoWatt) operation, low input capacitance and fast switching speed. These devices can be used where a combination of these characteristics are desired.

### KEY APPLICATION ENVIRONMENT

EPAD MOSFET Array products are for circuit applications in one or more of the following operating environments:

- \* Low voltage: 1V to 10V or +/-0.5V to +/-5V
- \* Ultra low voltage: less than 1V or +/-0.5V
- \* Low power: voltage x current = power measured in microwatt
- \* Nanopower: voltage x current = power measured in nanowatt
- \* Precision matching and tracking of two or more MOSFETs

### ELECTRICAL CHARACTERISTICS

The turn-on and turn-off electrical characteristics of the EPAD MOSFET products are shown in the Drain-Source On Current vs Drain-Source On Voltage and Drain-Source On Current vs Gate-Source Voltage graphs. Each graph shows the Drain-Source On Current versus Drain-Source On Voltage characteristics as a function of Gate-Source voltage in a different operating region under different bias conditions. As the threshold voltage is tightly specified, the Drain-Source On Current at a given gate input voltage is better controlled and more predictable when compared to many other types of MOSFETs.

EPAD MOSFETs behave similarly to a standard MOSFET, therefore classic equations for a n-channel MOSFET applies to EPAD MOSFET as well. The Drain current in the linear region ( $V_{DS} < V_{GS} - V_{GS(th)}$ ) is given by:

$$I_{DS} = \mu \cdot C_{OX} \cdot W/L \cdot [V_{GS} - V_{GS(th)} - V_{DS}/2] \cdot V_{DS}$$

where:

- $\mu$  = Mobility
- $C_{OX}$  = Capacitance / unit area of Gate electrode
- $V_{GS}$  = Gate to Source voltage
- $V_{GS(th)}$  = Turn-on threshold voltage
- $V_{DS}$  = Drain to Source voltage
- $W$  = Channel width
- $L$  = Channel length

In this region of operation the  $I_{DS}$  value is proportional to  $V_{DS}$  value and the device can be used as a gate-voltage controlled resistor.

For higher values of  $V_{DS}$  where  $V_{DS} \geq V_{GS} - V_{GS(th)}$ , the saturation current  $I_{DS}$  is now given by (approx.):

$$I_{DS} = \mu \cdot C_{OX} \cdot W/L \cdot [V_{GS} - V_{GS(th)}]^2$$

## PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY (cont.)

### SUB-THRESHOLD REGION OF OPERATION

Low voltage systems, namely those operating at 5V, 3.3V or less, typically require MOSFETs that have threshold voltage of 1V or less. The threshold, or turn-on, voltage of the MOSFET is a voltage below which the MOSFET conduction channel rapidly turns off. For analog designs, this threshold voltage directly affects the operating signal voltage range and the operating bias current levels.

At or below threshold voltage, an EPAD MOSFET exhibits a turn-off characteristic in an operating region called the subthreshold region. This is when the EPAD MOSFET conduction channel rapidly turns off as a function of decreasing applied gate voltage. The conduction channel induced by the gate voltage on the gate electrode decreases exponentially and causes the drain current to decrease exponentially. However, the conduction channel does not shut off abruptly with decreasing gate voltage. Rather, it decreases at a fixed rate of approximately 116mV per decade of drain current decrease. Thus, if the threshold voltage is +0.20V, for example, the drain current is 1 $\mu$ A at  $V_{GS} = +0.20V$ . At  $V_{GS} = +0.09V$ , the drain current would decrease to 0.1 $\mu$ A. Extrapolating from this, the drain current is 0.01 $\mu$ A (10nA) at  $V_{GS} = -0.03V$ , 1nA at  $V_{GS} = -0.14V$ , and so forth. This subthreshold characteristic extends all the way down to current levels below 1nA and is limited by other currents such as junction leakage currents.

At a drain current to be declared “zero current” by the user, the  $V_{GS}$  voltage at that zero current can now be estimated. Note that using the above example, with  $V_{GS(th)} = +0.20V$ , the drain current still hovers around 20nA when the gate is at zero volts, or ground.

### LOW POWER AND NANOPOWER

When supply voltages decrease, the power consumption of a given load resistor decreases as the square of the supply voltage. So one of the benefits in reducing supply voltage is to reduce power consumption. While decreasing power supply voltages and power consumption go hand-in-hand with decreasing useful AC bandwidth and at the same time increases noise effects in the circuit, a circuit designer can make the necessary tradeoffs and adjustments in any given circuit design and bias the circuit accordingly.

With EPAD MOSFETs, a circuit that performs a specific function can be designed so that power consumption can be minimized. In some cases, these circuits operate in low power mode where the power consumed is measure in micro-watts. In other cases, power dissipation can be reduced to the nano-watt region and still provide a useful and controlled circuit function operation.

### ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION

For an EPAD MOSFET in this product family, there exist operating points where the various factors that cause the current to increase as a function of temperature balance out those that cause the current to decrease, thereby canceling each other, and resulting in net temperature coefficient of near zero. One of these temperature stable operating points is obtained by a ZTC voltage bias condition, which is 0.55V above a threshold voltage when  $V_{GS} = V_{DS}$ , resulting in a temperature stable current level of about 68 $\mu$ A. For other ZTC operating points, see ZTC characteristics.

### PERFORMANCE CHARACTERISTICS

Performance characteristics of the EPAD MOSFET product family are shown in the following graphs. In general, the threshold voltage shift for each member of the product family causes other affected electrical characteristics to shift with an equivalent linear shift in  $V_{GS(th)}$  bias voltage. This linear shift in  $V_{GS}$  causes the subthreshold I-V curves to shift linearly as well. Accordingly, the subthreshold operating current can be determined by calculating the gate voltage drop relative to its threshold voltage,  $V_{GS(th)}$ .

### $R_{DS(ON)}$ AT $V_{GS} = \text{GROUND}$


Several of the EPAD MOSFETs produce a fixed resistance when their gate is grounded. For ALD110800, the drain current is 1 $\mu$ A at  $V_{DS} = 0.1V$  and  $V_{GS} = 0.0V$ . Thus, just by grounding the gate of the ALD110800, a resistor with  $R_{DS(ON)} = \sim 100K\Omega$  is produced. When an ALD114804 gate is grounded, the drain current  $I_{DS} = 18.5\mu A$  @  $V_{DS} = 0.1V$ , producing  $R_{DS(ON)} = 5.4K\Omega$ . Similarly, ALD114813 and ALD114835 produce drain currents of 77 $\mu A$  and 185 $\mu A$ , respectively, at  $V_{GS} = 0.0V$ , and  $R_{DS(ON)}$  values of 1.3K $\Omega$  and 540 $\Omega$ , respectively.

### MATCHING CHARACTERISTICS


A key benefit of using a matched pair EPAD MOSFET is to maintain temperature tracking. In general, for EPAD MOSFET matched pair devices, one device of the matched pair has gate leakage currents, junction temperature effects, and drain current temperature coefficient as a function of bias voltage that cancel out similar effects of the other device, resulting in a temperature stable circuit. As mentioned earlier, this temperature stability can be further enhanced by biasing the matched-pairs at Zero Tempco (ZTC) point, even though that could require special circuit configuration and power consumption design consideration.

## TYPICAL PERFORMANCE CHARACTERISTICS


### OUTPUT CHARACTERISTICS




### DRAIN-SOURCE ON RESISTANCE vs. DRAIN-SOURCE ON CURRENT




### FORWARD TRANSFER CHARACTERISTICS




### TRANSCONDUCTANCE vs. AMBIENT TEMPERATURE



### SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS




### SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS




## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)


**DRAIN-SOURCE ON CURRENT, BIAS CURRENT vs. AMBIENT TEMPERATURE**




**DRAIN-SOURCE ON CURRENT, BIAS CURRENT vs. AMBIENT TEMPERATURE**




**DRAIN-SOURCE ON CURRENT vs. DRAIN-SOURCE ON RESISTANCE**




**GATE-SOURCE VOLTAGE vs. DRAIN-SOURCE ON CURRENT**



**DRAIN-SOURCE ON CURRENT vs. OUTPUT VOLTAGE**




**OFFSET VOLTAGE vs. AMBIENT TEMPERATURE**




## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)


**GATE LEAKAGE CURRENT  
vs. AMBIENT TEMPERATURE**




**GATE SOURCE VOLTAGE vs.  
DRAIN-SOURCE ON RESISTANCE**




**DRAIN-GATE DIODE CONNECTED VOLTAGE  
TEMPCO vs. DRAIN-SOURCE ON CURRENT**




**TRANSFER CHARACTERISTICS**



**ZERO TEMPERATURE  
COEFFICIENT CHARACTERISTICS**




**SUBTHRESHOLD CHARACTERISTICS**






## TYPICAL PERFORMANCE CHARACTERISTICS (cont.)


**TRANCONDUCTANCE vs.  
DRAIN-SOURCE ON CURRENT**




**THRESHOLD VOLTAGE vs.  
AMBIENT TEMPERATURE**



**NORMALIZED SUBTHRESHOLD  
CHARACTERISTICS RELATIVE TO  
GATE THRESHOLD VOLTAGE**






**SUBTHRESHOLD FORWARD  
TRANSFER CHARACTERISTICS**





## SOIC-16 PACKAGE DRAWING




### 16 Pin Plastic SOIC Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	1.35	1.75	0.053	0.069
<b>A<sub>1</sub></b>	0.10	0.25	0.004	0.010
<b>b</b>	0.35	0.45	0.014	0.018
<b>C</b>	0.18	0.25	0.007	0.010
<b>D-16</b>	9.80	10.00	0.385	0.394
<b>E</b>	3.50	4.05	0.140	0.160
<b>e</b>	1.27 BSC		0.050 BSC	
<b>H</b>	5.70	6.30	0.224	0.248
<b>L</b>	0.60	0.937	0.024	0.037
<b>Ø</b>	0°	8°	0°	8°
<b>S</b>	0.25	0.50	0.010	0.020

# PDIP-16 PACKAGE DRAWING




## 16 Pin Plastic DIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	3.81	5.08	0.105	0.200
<b>A<sub>1</sub></b>	0.38	1.27	0.015	0.050
<b>A<sub>2</sub></b>	1.27	2.03	0.050	0.080
<b>b</b>	0.89	1.65	0.035	0.065
<b>b<sub>1</sub></b>	0.38	0.51	0.015	0.020
<b>c</b>	0.20	0.30	0.008	0.012
<b>D-16</b>	18.93	21.33	0.745	0.840
<b>E</b>	5.59	7.11	0.220	0.280
<b>E<sub>1</sub></b>	7.62	8.26	0.300	0.325
<b>e</b>	2.29	2.79	0.090	0.110
<b>e<sub>1</sub></b>	7.37	7.87	0.290	0.310
<b>L</b>	2.79	3.81	0.110	0.150
<b>S-16</b>	0.38	1.52	0.015	0.060
<b>Ø</b>	0°	15°	0°	15°

## SOIC-8 PACKAGE DRAWING




### 8 Pin Plastic SOIC Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
<b>A</b>	1.35	1.75	0.053	0.069
<b>A<sub>1</sub></b>	0.10	0.25	0.004	0.010
<b>b</b>	0.35	0.45	0.014	0.018
<b>C</b>	0.18	0.25	0.007	0.010
<b>D-8</b>	4.69	5.00	0.185	0.196
<b>E</b>	3.50	4.05	0.140	0.160
<b>e</b>	1.27 BSC		0.050 BSC	
<b>H</b>	5.70	6.30	0.224	0.248
<b>L</b>	0.60	0.937	0.024	0.037
<b>Ø</b>	0°	8°	0°	8°
<b>S</b>	0.25	0.50	0.010	0.020

# PDIP-8 PACKAGE DRAWING

## 8 Pin Plastic DIP Package



Dim	Millimeters		Inches	
	Min	Max	Min	Max
A	3.81	5.08	0.105	0.200
A <sub>1</sub>	0.38	1.27	0.015	0.050
A <sub>2</sub>	1.27	2.03	0.050	0.080
b	0.89	1.65	0.035	0.065
b <sub>1</sub>	0.38	0.51	0.015	0.020
c	0.20	0.30	0.008	0.012
D-8	9.40	11.68	0.370	0.460
E	5.59	7.11	0.220	0.280
E <sub>1</sub>	7.62	8.26	0.300	0.325
e	2.29	2.79	0.090	0.110
e <sub>1</sub>	7.37	7.87	0.290	0.310
L	2.79	3.81	0.110	0.150
S-8	1.02	2.03	0.040	0.080
Ø	0°	15°	0°	15°