

Monolithic 3XSPDT PMOS Switch with Driver



designed for . . .

- **Make-Before-Break Switching**
i.e. Feedback Resistor Switching
in Variable Gain Op-Amps
- **Low Leakage Switching such**
as Sample and Hold Circuits

BENEFITS


- **Easily Interfaced**
 - TTL, CMOS, DTL Direct Driver Compatibility
- **Reduces External Component Requirements**
 - No Interface Components Required

DESCRIPTION

The DG170 contains six MOS field-effect transistors designed to function as a single-pole, double-throw electronic switches. In the ON state, each switch will conduct current equally well in either direction. In the OFF state, the switch will block voltages up to 20 V peak-to-peak. A level-shifting push-pull driver enables low-level logic to control the state of the switch.

PIN CONFIGURATION


Dual-In-Line Package



ORDER NUMBERS: DG170AP OR DG170BP
SEE PACKAGE 12
DG170CJ
SEE PACKAGE 8

SWITCH STATES ARE FOR LOGIC "1" INPUTS
(POSITIVE LOGIC)

SCHEMATIC DIAGRAM (One SPDT Function Shown)



LOGIC	DRAIN-TO-SOURCE	DRAIN-TO-SOURCE
0	OFF	ON
1	ON	OFF

ABSOLUTE MAXIMUM RATINGS

V_+ to V_-	36 V
V_+ to V_D	25 V
V_+ to $V_S(V_5)$	25 V
$V_S(V_5)$ to V_-	36 V
V_D to V_-	36 V
$V_S(V_5)$ to V_D	25 V
V_L to V_-	30 V
V_L to V_{IN}	± 12 V
V_L to V_R	± 6 V
V_{IN} to V_R	+18, -6 V
Current DC (Any Terminal)	12 mA

Peak I_S , $I_{\bar{S}}$, I_D (200 μ s pulse width, 100 pps)	100 mA
Storage Temp. (A & B Suffix)	-65 to 150°C
(C Suffix)	-65 to 125°C
Power Dissipation (P Package Suffix)*	825 mW
(J Package Suffix)*	470 mW
Thermal Resistance (θ_{JA} , J Package Suffix)	0.16°C/mW

*All leads soldered or welded to PC board. For P package suffix, derate 11 mW/°C above +75°C. For J package suffix, derate 6.5 mW/°C above +25°C.

ELECTRICAL CHARACTERISTICS

All DC parameters are 100% tested at 25°C. Lots are sample-tested for AC parameters and high and low temperature limits to assure conformance with specifications.



CHARACTERISTIC		MAX LIMITS						UNIT	TEST CONDITIONS, UNLESS NOTED: V+ = 10 V, V- = -20 V, VL = 5 V, VR = 0		
		DG170AP			DG170BP/(DG170CJ)						
		-55 C	25 C	125 C	-20 C {0 C}	25 C	85 C {70 C}				
1	S W	rDS(on)	200	200	300	250	250	300	Ω	VD = 10 V, IS = -1 mA	VIN = 2 V (S ON), VIN = 0.8 V (S ON)
2		ON Resistance	250	250	400	300	300	450		VD = 0, IS = -1 mA	
3			800	800	1200	850	850	1300		VD = -10 V, IS = -0.1 mA	
4	T C H	IS(off) or IS(off)		-1	-1000		-5	-100	nA	VS = -10 V, VD = 10 V, IS = 0, VIN = 0.8 V, VS = -10 V, VD = 10 V, IS = 0, VIN = 2 V	VIN = 0.8 V (S ON), VIN = 2 V
5		ID(off)		-2	-2000		-10	-200		VD = -10 V, VS = 10 V, VIN = 0.8 V, IS = 0	
6		ID(on) + IS(on)		2	2000		10	200		VD = VS = 10 V, VS = -10 V, VIN = 2 V	
7	I N	IINL	-0.4	-0.3	-0.3	-0.4	-0.3	-0.3	mA	VIN = 0 (S ON)	
8		IINH	0.1	0.1	10	0.1	0.1	10	μA	VIN = 5 V (S ON)	
9	D Y N A M I C	ton		300			300		ns	See Switching Time Test Circuit	
10		toff		400			400				
11		CS(off)		5 Typ*			5 Typ*			pF	VS = 0, ID = 0
12	CD(off)		10 Typ*			10 Typ*		VD = 0, IS = 0			
13	CD(on) + CS(on)		25 Typ*			25 Typ*		VD = VS = 0			
14	Off Isolation		Typ > 50 dB at 2 MHz*							RL = 100 Ω, CL = 3 pF	
15	S U P P L Y	I+		2			2.4		mA	All VIN = 0 (All S ON)	
16		I-		-8			-10				
17		IL		7			9				
18		IR		-0.8			-1		μA		
19		I+		2			2.4				
20		I-		-7			-9				
21	Y	IL		6			8		mA	All VIN = 5 V (All S ON)	
22		IR		-0.8			-1				

*Typical values are for DESIGN AID ONLY, not guaranteed and not subject to production testing.




CMPS

SWITCHING TIME TEST CIRCUIT



Switch output waveform shown for $V_S =$ constant with logic input waveform as shown. Note that V_S may be + or - as per switching time test circuit. V_O is the steady state output with switch on. Feedthrough via gate capacitance may result in spikes at leading and trailing edge of output waveform.




TYPICAL CHARACTERISTICS

 $r_{DS(on)}$ vs V_D and Temperature $r_{DS(on)}$ vs V_D and TemperatureSwitching Time vs Temperature and V_D 



Leakage Currents vs Temperature

 I_{IN} vs V_{IN} 


Supply Current vs Temperature




ON Switch Current vs Voltage



Typical delay, rise, fall, settling times, and switching transients in this circuit.



If R_{GEN} , R_L or C_L is increased, there will be proportional increases in rise and/or fall RC times.



Control Interface. The logic control input circuit sources less than 0.4 mA for "0" inputs, has a switching threshold of 1.2 V, has very high impedance for "1" inputs, and has a breakdown voltage greater than 15 V. These characteristics make the DG170 directly compatible with all popular logic forms: TTL, CMOS, and DTL.

Analog Signal Range. The range of analog signal voltage levels which can be properly switched depends on the values of V_+ and V_- . Positive signals may equal V_+ . Negative signals must be 10 V more positive than V_- . The negative limit is not absolute but $r_{DS(on)}$ becomes very large very fast beyond the limit (see $r_{DS(on)}$ versus V_D typical characteristics).

Power Supply Options. The values of $V_+ = 10$ V and $V_- = -20$ V are necessary to switch analog signals from +10 V to -10 V. Other values of V_+ and V_- may be

used but operating characteristics will change. Except for the analog signal range the changes are essentially negligible. Three factors must be considered when changing V_+ and V_- : the absolute maximum ratings, the analog signal range (see above), and $V_+ + |V_-| \geq 15$ V.

Power Off and Overvoltage. If positive analog signals are present with $V_+ = 0$ a potentially damaging short circuit exists. The low impedance path is from each switch terminal (S, $\bar{S}$, and D) to V_+ . The equivalent circuit representation is a diode (see Figure 1).





Figure 1.

6-Bit D/A Converter



Programmable Gain Amplifier with Multiplexed Inputs and Outputs

