

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## 74HC/HCT280

### 9-bit odd/even parity generator/checker

Product specification  
File under Integrated Circuits, IC06

December 1990

**9-bit odd/even parity generator/checker****74HC/HCT280****FEATURES**

- Word-length easily expanded by cascading
- Similar pin configuration to the "180" for easy system up-grading
- Generates either odd or even parity for nine data bits
- Output capability: standard
- $I_{CC}$  category: MSI

**GENERAL DESCRIPTION**

The 74HC/HCT280 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT280 are 9-bit parity generators or checkers commonly used to detect errors in high-speed data

transmission or data retrieval systems. Both even and odd parity outputs are available for generating or checking even or odd parity up to 9 bits.

The even parity output ( $\Sigma_E$ ) is HIGH when an even number of data inputs ( $I_0$  to  $I_8$ ) are HIGH. The odd parity output ( $\Sigma_O$ ) is HIGH when an odd number of data inputs are HIGH.

Expansion to larger word sizes is accomplished by tying the even outputs ( $\Sigma_E$ ) of up to nine parallel devices to the data inputs of the final stage. For a single-chip 16-bit even/odd parity generator/checker, see PC74HC/HCT7080.

**APPLICATIONS**

- 25-line parity generator/checker
- 81-line parity generator/checker

**QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r = t_f = 6$  ns

| SYMBOL            | PARAMETER   | CONDITIONS                    | TYPICAL  |          | UNIT     |
|-------------------|---|-------------------------------|----------|----------|----------|
|                   |   |                               | HC       | HCT      |          |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$I_n$ to $\Sigma_E$<br>$I_n$ to $\Sigma_O$ | $C_L = 15$ pF; $V_{CC} = 5$ V | 17<br>20 | 18<br>22 | ns<br>ns |
| $C_I$             | input capacitance   |                               | 3.5      | 3.5      | pF       |
| $C_{PD}$          | power dissipationcapacitance per package                        | notes 1 and 2                 | 65       | 65       | pF       |

**Notes**

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz

$f_o$  = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

$C_L$  = output load capacitance in pF

$V_{CC}$  = supply voltage in V

- For HC the condition is  $V_I = GND$  to  $V_{CC}$

For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V

**ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".

## 9-bit odd/even parity generator/checker

74HC/HCT280

## PIN DESCRIPTION

| PIN NO.                       | SYMBOL                  | NAME AND FUNCTION       |
|-------------------------------|-------------------------|-------------------------|
| 8, 9, 10, 11, 12, 13, 1, 2, 4 | $I_0$ to $I_8$          | data inputs             |
| 5, 6                          | $\Sigma_E$ , $\Sigma_O$ | parity outputs          |
| 7                             | GND                     | ground (0 V)            |
| 14                            | $V_{CC}$                | positive supply voltage |




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.

## 9-bit odd/even parity generator/checker

74HC/HCT280




Fig.4 Functional diagram.

## FUNCTION TABLE

| INPUTS  | OUTPUTS    |            |
|---|------------|------------|
| number of HIGH data inputs ( $I_0$ to $I_8$ ) | $\Sigma_E$ | $\Sigma_O$ |
| even  | H          | L          |
| odd   | L          | H          |

## Note

1. H = HIGH voltage level  
L = LOW voltage level




Fig.5 Logic diagram.

## 9-bit odd/even parity generator/checker

## 74HC/HCT280

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "[74HC/HCT/HCU/HCMOS Logic Family Specifications](#)".

Output capability: standard

$I_{CC}$  category: MSI

## AC CHARACTERISTICS FOR 74HC

$GND = 0 \text{ V}$ ;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$

| SYMBOL            | PARAMETER                                | $T_{amb} (\text{ }^{\circ}\text{C})$ |                |                 |            |                 |             | UNIT            | TEST CONDITIONS     |                   |       |  |
|-------------------|--|--------------------------------------|----------------|-----------------|------------|-----------------|-------------|-----------------|---------------------|-------------------|-------|--|
|                   |  | 74HC                                 |                |                 |            |                 |             |                 | V <sub>CC</sub> (V) | WAVEFORMS         |       |  |
|                   |  | +25                                  |                |                 | -40 to +85 |                 | -40 to +125 |                 |                     |                   |       |  |
|                   |  | min.                                 | typ.           | max.            | min.       | max.            | min.        | max.            |                     |                   |       |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$I_n$ to $\Sigma_E$ |                                      | 55<br>20<br>16 | 200<br>40<br>34 |            | 250<br>50<br>43 |             | 300<br>60<br>51 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$I_n$ to $\Sigma_O$ |                                      | 63<br>23<br>18 | 200<br>40<br>34 |            | 250<br>50<br>43 |             | 300<br>60<br>51 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |
| $t_{THL}/t_{TLH}$ | output transition time                   |                                      | 19<br>7<br>6   | 75<br>15<br>13  |            | 95<br>19<br>16  |             | 110<br>22<br>19 | ns                  | 2.0<br>4.5<br>6.0 | Fig.6 |  |

## 9-bit odd/even parity generator/checker

74HC/HCT280

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "[74HC/HCT/HCU/HCMOS Logic Family Specifications](#)".

Output capability: standard

 $I_{CC}$  category: MSI

## Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT | UNIT LOAD COEFFICIENT |
|-------|-----------------------|
| $I_n$ | 1.0                   |

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

| SYMBOL            | PARAMETER                                | T <sub>amb</sub> (°C) |      |      |            |      |             | UNIT | TEST CONDITIONS     |           |       |  |
|-------------------|--|-----------------------|------|------|------------|------|-------------|------|---------------------|-----------|-------|--|
|                   |  | 74HCT                 |      |      |            |      |             |      | V <sub>CC</sub> (V) | WAVEFORMS |       |  |
|                   |  | +25                   |      |      | -40 to +85 |      | -40 to +125 |      |                     |           |       |  |
|                   |  | min.                  | typ. | max. | min.       | max. | min.        | max. |                     |           |       |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$I_n$ to $\Sigma_E$ |                       | 21   | 42   |            | 53   |             | 63   | ns                  | 4.5       | Fig.6 |  |
| $t_{PHL}/t_{PLH}$ | propagation delay<br>$I_n$ to $\Sigma_O$ |                       | 26   | 45   |            | 56   |             | 68   | ns                  | 4.5       | Fig.6 |  |
| $t_{THL}/t_{TLH}$ | output transition time                   |                       | 7    | 15   |            | 19   |             | 22   | ns                  | 4.5       | Fig.6 |  |

## 9-bit odd/even parity generator/checker

74HC/HCT280

## AC WAVEFORMS




Fig.6 Waveforms showing the data input ( $I_n$ ) to parity outputs ( $\Sigma_E$ ,  $\Sigma_O$ ) propagation delays and the output transition time.

## APPLICATION INFORMATION




Fig.7 Cascaded 17-bit odd/even parity generator/checker.

## PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".