

CY8CLED04D01, CY8CLED04D02 CY8CLED04G01, CY8CLED03D01 CY8CLED03D02, CY8CLED03G01 CY8CLED02D01, CY8CLED01D01

PowerPSoC® Intelligent LED Driver

1. Features

■ Integrated Power Peripherals

☐ Four internal 32V low side N-Channel power

 $R_{DS(ON)}$ – 0.5 Ω for 1.0A devices Up to 2 MHz configurable switching frequency

□ Four hysteretic controllers

Independently programmable upper and lower thresholds

Programmable minimum on/off timers

Four low side gate drivers with programmable drive strength

Four precision high side current sense amplifiers
 Three 16-bit LED dimming modulators: PrISM,

DMM, and PWM ☐ Six fast response (100 ns) voltage comparators☐ Six 8-bit reference DACs

 Built-in switching regulator eliminates external 5V supply

Multiple topologies including floating load buck, floating load buck-boost, and boost

■ M8C CPU Core

Processor speeds up to 24 MHz

■ Advanced Peripherals (PSoC[®] Blocks)

□ Capacitive sensing application capability□ DMX512 interface

DALI interface

☐ I2C master or slave☐ Full-duplex UARTs☐ Multiple SPI masters or slaves

☐ Integrated temperature sensor☐ Up to 12-bit ADCs

☐ 6 to 12-bit incremental ADCs ☐ Up to 9-bit DACs

Programmable gain amplifiers
 Programmable filters and comparators

■ 8 to 32-bit timers and counters

☐ Complex peripherals by combining blocks☐ Configurable to all GPIO pins

■ Programmable Pin Configurations

☐ 25 mA sink on all GPIO and function pins
☐ Pull up, pull down, high Z, strong, or open drain drive modes on all GPIO and function pins

Up to 10 analog inputs on GPIO

☐ Two 30 mA analog outputs on GPIO☐ Configurable interrupt on all GPIO

■ Flexible On-chip Memory

□ 16K Flash program storage 50,000 erase and write cycles
□ 1K SRAM data storage

☐ In-System Serial Programming (ISSP)☐ Partial Flash updates

☐ Flexible protection modes ☐ EEPROM emulation in Flash

■ Complete Development Tools

☐ Free development software: PSoC Designer

☐ Full featured, In-Circuit Emulator and Program-

☐ Full speed emulation ☐ Complex breakpoint structure

□ 128 kBytes trace memory ■ Visual Embedded Design

☐ LED based express drivers ☐ Binning compensation

□ Temperature feedback

■ Applications

Stage LED lighting

Architectural LED lighting

General purpose LED lighting

Automotive and emergency vehicle LED lighting

Landscape LED lighting

☐ Display LED lighting☐ Effects LED lighting☐

Signage LED lighting

■ Device Options
□ CY8CLED04D0x · Four internal FETs with 0.5A and 1.0A options

Four external gate drivers
 CY8CLED04G01

Four external gate drivers
 ☐ CY8CLED03D0x____

Three internal FETs with 0.5A and 1.0A

options

Three external gate drivers

☐ CY8CLED03G01

Three external gate drivers


☐ CY8CLED02D01

Two 1.0A internal FETs
Two external gate drivers
CY8CLED01D01

One 1.0A internal FET One external gate driver

■ 56-pin QFN Package

Figure 1-1. PowerPSoC Architectural Block Diagram



Cypress Semiconductor Corporation Document Number: 001-46319 Rev. *H



2. Logic Block Diagrams

CSA0 DAC0 Gate Drive 0 **Hysteretic Mode** CSN0 PGND0 DAC1 Controller 0 External . □ GD 0 Gate Drive 0 ⊠ swı CSA₁ Gate Drive 1 DAC2 CSP1 **Hysteretic Mode** D PGND1 DAC3 Controller 1 External ☐ GD 1 Gate Drive 1 ⊠ SW2 CSA2 Analog Mux Gate Drive 2 DAC4 CSP2 **Hysteretic Mode** CSN2 PGND2 DAC5 Controller 2 External Gate Drive 2 ∐ ⊠ GD 2 ⊠ SW3 Gate Drive 3 DAC6 CSP3 **Hysteretic Mode** CSN3 DAC₇ External Controller 3 Gate Drive 3 ☐ GD 3 FN0{0.1.2.3} **Digital Mux** 4 Channel PWM/ PrISM/DMM DAC8 DAC10 DAC12 DAC13 6 DAC9 . SREGSW Auxiliary Power Regulator SREGCSN From Analog Mux SREGFB AINX SREGCOMP Global Digital Interconnect PSoC CORE SRAM 1K SROM Flash 16K PORT2{2} CPU Core (M8C) Interrupt Controller PORT1{0,1,4,5,7} Clock Sources (Includes IMO and ILO) PORT0{3,4,5,7} DIGITAL SYSTEM ANALOG SYSTEM Analog Ref. Digital Block Analog Block Array Array Digital Clocks Internal Voltage Ref. Analog Input Muxing Decimator Type 2 MACs I2C SYSTEM RESOURCES

Figure 2-1. CY8CLED04D0x Logic Block Diagram

Document Number: 001-46319 Rev. *H



CSA0 DAC0 CSP **Hysteretic Mode** External DAC1 GD 0 Controller 0 Gate Drive 0 CSA1 DAC2 CSP1 External **Hysteretic Mode** CSN1 DAC3 Controller 1 Gate Drive 1 CSA2 Analog Mux DAC4 CSP2 **Hysteretic Mode** External CSN2 GD 2 DAC5 Controller 2 Gate Drive 2 CSA3 DAC6 External **Hysteretic Mode** ☐ GD 3 DAC7 Gate Drive 3 Controller 3 FN0{0,1,2,3} 8 **Digital Mux** 4 Channel PWM/ PrISM/DMM **Analog Mux** SREGHVIN DAC10 DAC12 DAC13 DAC8 DAC9 SREGSW Auxiliary I ⊠ SREGCSF Power Regulator SREGCSN From Analog Mux SREGFB AINX SREGCOME Global Digital Interconnect Global Analog Interconnect **PSoC CORE** N PORT2{2} SRAM SROM Flash 16K Sleep and CPU Core (M8C) Interrupt Watchdog PORT1{0,1,4,5,7} Clock Sources (Includes IMO and ILO) PORT0{3,4,5,7} DIGITAL SYSTEM ANALOG SYSTEM Analog Ref. Digital Analog Block Block Array Array Internal Voltage Ref. Analog Input Muxing Digital Clocks Decimator Type 2 POR and LVD System Resets 2 MACs I2C SYSTEM RESOURCES

Figure 2-2. CY8CLED04G01 Logic Block Diagram



⊠ swo CSA0 DAC0 CSP0 Gate Drive 0 **Hysteretic Mode** CSN0 PGND0 DAC1 Controller 0 External 対 GD 0 Gate Drive 0 ☑ SW1 CSA1 DAC2 Gate Drive 1 **Hysteretic Mode** CSN1 L ⊠ PGND1 DAC3 Controller 1 External Analog Mux GD 1 Gate Drive 1 ☑ SW2 **Gate Drive 2** DAC4 CSP2 **Hysteretic Mode** CSN2 7 PGND2 DAC5 Controller 2 External Gate Drive 2 GD 2 FN0{0,1,2,3} **Digital Mux** 3 Channel PWM/ PrISM/DMM Analog Mux SREGHVIN DAC12 DAC13 DAC8 DAC9 SREGSW **Auxiliary** SREGCSP Power Regulator SREGCSN From Analog Mux SREGFB AINX SREGCOME Global Digital Interconnect Global Analog Interconnect **PSoC CORE** SRAM SROM Flash 16K DORT2{2} Sleep and Watchdog CPU Core (M8C) Interrupt DORT1{0,1,4,5,7} Clock Sources (Includes IMO and ILO) PORT0{3,4,5,7} DIGITAL SYSTEM ANALOG SYSTEM Analog Ref. Digital Block Analog **Block Array** Array Analog nput Muxing Digital Clocks Decimator Type 2 POR and LVD System Resets Internal 2 MACs I2C Voltage Ref. SYSTEM RESOURCES

Figure 2-3. CY8CLED03D0x Logic Block Diagram



CSA0 DAC0 CSPC **Hysteretic Mode** CSNO External DAC1 GD 0 Controller 0 Gate Drive 0 CSA1 DAC2 CSP External **Hysteretic Mode** CSN1 DAC3 Controller 1 Gate Drive 1 Analog Mux CSA2 DAC4 CSP2 External **Hysteretic Mode** CSN2 ⊠ GD 2 DAC5 Gate Drive 2 Controller 2 FN0{0,1,2,3} S S **Digital Mux** 3 Channel PWM/ PrISM/DMM **Analog Mux** SREGHVIN DAC10 6 DAC8 DAC9 **Auxiliary** SREGCSP Power SREGCSN Regulator From Analog Mux SREGFB **AINX** SREGCOMP System Global Digital Interconnect Global Analog Interconnect PSoC CORE SROM Flash 16K PORT2{2} Sleen and CPU Core (M8C) Watchdog Interrupt Port 1 Controlle L ⊠ PORT1{0,1,4,5,7} Clock Sources (Includes IMO and ILO) ☑ PORT0{3,4,5,7} DIGITAL SYSTEM ANALOG SYSTEM Digital Analog Block Block Array Array Digital Clocks POR and LVD System Resets Internal Analog Input Muxing Decimator Type 2 MACs I2C Voltage Ref SYSTEM RESOURCES

Figure 2-4. CY8CLED03G01 Logic Block Diagram




⊠ swo CSA0 DAC₀ CSP0 Gate Drive 0 **Hysteretic Mode** CSN0 PGND0 DAC1 Controller 0 External GD 0 Gate Drive 0 ⊠ swı CSA1 DAC2 Gate Drive 1 CSP1 Analog Mux **Hysteretic Mode** CSN1 PGND1 DAC3 Controller 1 External GD 1 Gate Drive 1 FN0{0,1,2,3} **Digital Mux** 2 Channel PWM/ PrISM/DMM **Analog Mux** SREGHVIN DAC12 DAC13 DAC10 6 DAC9 SREGSW **Auxiliary** SREGCSP **Power** Regulator SREGCSN From Analog Mux SREGFB AINX SREGCOMP Global Digital Interconnect Global Analog Interconnect **PSoC CORE** SRAM SROM Flash 16K . ☑ PORT2{2} Sleep and CPU Core (M8C) Interrupt Watchdog Controller PORT1{0,1,4,5,7} Clock Sources (Includes IMO and ILO) DORT0{3,4,5,7} **DIGITAL SYSTEM** ANALOG SYSTEM Analog Ref. Digital Analog Block Array Block Array POR and LVD Digital Decimator Type Internal 2 MACs I2C Voltage Ref Input Muxing SYSTEM RESOURCES

Figure 2-5. CY8CLED02D01 Logic Block Diagram



Figure 2-6. CY8CLED01D01 Logic Block Diagram





3. PowerPSoC® Functional Overview

The PowerPSoC family incorporates programmable system-on-chip technology with the best in class power electronics controllers and switching devices to create easy to use power-system-on-chip solutions for lighting applications.

All PowerPSoC family devices are designed to replace traditional MCUs, system ICs, and the numerous discrete components that surround them. PowerPSoC devices feature high performance power electronics including 1A 2 MHz power FETs, hysteretic controllers, current sense amplifiers, and PrISM/PWM modulators to create a complete power electronics solution for LED power management. Configurable power, analog, digital, and interconnect circuitry enables a high level of integration in a host of industrial, commercial, and consumer LED lighting applications.

This architecture integrates programmable analog and digital blocks to enable the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, the device includes a fast CPU, Flash program memory, SRAM data memory, and configurable I/O in a range of convenient pinouts and packages.

The PowerPSoC architecture, as illustrated in the block diagrams, comprises five main areas: PSoC core, digital system, analog system, system resources, and power peripherals which include power FETs, hysteretic controllers, current sense amplifiers, and PrISM/PWM modulators. Configurable global busing combines all the device resources into a complete custom system. The PowerPSoC family of devices have 10-port I/Os that connect to the global digital and analog interconnects, providing access to eight digital blocks and six analog blocks.

4. Power Peripherals

The CY8CLED04D0X is the first product in the PowerPSoC family to integrate power peripherals to add further integration for your power electronics applications. The PowerPSoC family of intelligent power controller ICs are used in lighting applications that need traditional MCUs and discrete power electronics support. The power peripherals of the CY8CLED04D0X include four 32V power MOSFETs with current ratings up to 1A each. It also integrates gate drivers that enable applications to drive external MOSFETs for higher current and voltage capabilities. The controller is a programmable threshold hysteretic controller, with user-selectable feedback paths that uses the IC in current mode floating load buck, boost, and floating load buck/boost configurations.

4.1 Hysteretic Controllers

The hysteretic controllers provide cycle by cycle switch control with fast transient response which simplifies system design by requiring no external compensation. The hysteretic controllers include the following key features:

- Four independent channels
- DAC configurable thresholds
- Wide switching frequency range from 20 kHz to 2 MHz

- Programmable minimum on and off time
- Floating load buck, boost, and floating load buck-boost topology controller

The PowerPSoC contains four hysteretic controllers. There is one hysteretic controller for each channel of the device. The reference inputs of the hysteretic controller are provided by the reference DACs as illustrated in the top level block diagram on page 2 (see Figure 2-1).

The hysteretic control function output is generated by comparing the feedback value to two thresholds. Going below the lower threshold turns the switch ON and exceeding the upper threshold turns the switch OFF as shown in Figure 4-1 The output current waveforms are shown in Figure 4-2.

Figure 4-1. Generating Hysteretic Control Function Output





Figure 4-2. Current Waveforms



The minimum on-time and off-time circuits in the PowerPSoC prevent oscillations at very high frequencies, which can be very destructive to output switches.

Document Number: 001-46319 Rev. *H Page 8 of 52



4.2 Low Side N-Channel FETs

The internal low side N-Channel FETs are designed to enhance system integration. The low side N-Channel FETs include the following key features:

- Drive capability up to 1A
- Switching times of 20 ns (rise and fall times) to ensure high efficiency (more than 90%)
- Drain source voltage rating 32V
- Low R_{DS(ON)} to ensure high efficiency
- Switching frequency up to 2 MHz

4.3 External Gate Drivers

These gate drivers enable the use of external FETs with higher current capabilities or lower $R_{DS(ON)}.$ The external gate drivers directly drive MOSFETS that are used in switching applications. The gate driver provides multiple programmable drive strength steps to enable improved EMI management. The external gate drivers include the following key features.

- Programmable drive strength options (25%, 50%, 75%, 100%) for EMI management
- Rise and fall times at 55 ns with 4 nF load

4.4 Dimming Modulation Schemes

There are three dimming modulation schemes available with the PowerPSoC. The configurable modulation schemes are:

- Precise Intensity Signal Modulation (PrISM)
- Delta Sigma Modulation Mode (DMM)
- Pulse Width Modulation (PWM)

4.4.1 PrISM Mode Configuration

- High resolution operation up to 16 bits
- Dedicated PrISM module enables customers to use core PSoC digital blocks for other needs
- Clocking up to 48 MHz
- Selectable output signal density
- Reduced EMI

The PrISM mode compares the output of a pseudo-random counter with a signal density value. The comparator output asserts when the count value is less than or equal to the value in the signal density register.

4.4.2 DMM Mode Configuration

- High resolution operation up to 16 bits
- Configurable output frequency and delta sigma modulator width to trade off repeat rates versus resolution
- Dedicated DMM module enables customers to use PSoC digital blocks for other uses
- Clocking up to 48 MHz

The DMM modulator consists of a 12-bit PWM block and a 4-bit DSM (Delta Sigma Modulator) block. The width of the PWM, the width of the DMM, and the clock defines the output frequency. The duty cycle of the PWM output is dithered by using the DSM block which has a user selectable resolution up to 4 bits.

4.4.3 PWM Mode Configuration

- High resolution operation up to 16 bits
- User programmable period from 1 to 65535 clocks
- Dedicated PWM module enables customers to use core PSoC digital blocks for other use
- Interrupt on rising edge of the output or terminal count
- Precise PWM phase control to manage system current edges
- Phase synchronization among the four channels
- PWM output can be aligned to left, right, or center

The PWM features a down counter and a pulse width register. A comparator output is asserted when the count value is less than or equal to the value in the pulse width register.

4.5 Current Sense Amplifier

Four high side current sense amplifiers provide a differential sense capability to sense the voltage across current sense resistors in lighting systems. The current sense amplifier includes the following key features:

- Operation with high common mode voltage to 32V
- High common mode rejection ratio
- Programmable bandwidth to optimize system noise immunity

An off-chip resistor R_{sense} is used for high side current measurement as shown in Figure 4-3 on page 10. The output of the current sense amplifier goes to the Power Peripherals Analog Multiplexer where the user selects which hysteretic controller to route to. Table 4-1 illustrates example values of R_{sense} for different currents.


Table 4-1. R_{sense} Values for Different Currents

Max Load Current (mA)	Typical R _{sense} (mΩ)
1000	100
750	130
500	200
350	300

Document Number: 001-46319 Rev. *H Page 9 of 52



Figure 4-3. High Side Current Measurement



4.6 Voltage Comparators

There are six comparators that provide high speed comparator operation for over voltage, over current, and various other system event detections. For example, the comparators may be used for zero crossing detection for an AC input line or monitoring total DC bus current. Programmable internal analog routing enables these comparators to monitor various analog signals. These comparators include the following key features:

- High speed comparator operation: 100 ns response time
- Programmable interrupt generation
- Low input offset voltage and input bias currents

Six precision voltage comparators are available. The differential positive and negative inputs of the comparators are routed from the analog multiplexer and the output goes to the digital multiplexer. A programmable inverter is used to select the output polarity. User selectable hysteresis can be enabled or disabled to trade-off noise immunity versus comparator sensitivity.

4.7 Reference DACs

The reference DACs are used to generate set points for various analog modules such as Hysteretic controllers and comparators. The reference DACs include the following key features:

- 8-bit resolution
- Guaranteed monotonic operation
- Low gain errors
- 10 us settling time

These DACs are available to provide programmable references for the various analog and comparator functions and are controlled by memory mapped registers.

DAC[0:7] are embedded in the hysteretic controllers and are required to set the upper and lower thresholds for channel 0 to 3.


DAC [8:13] are connected to the Power Peripherals Analog Multiplexer and provide programmable references to the comparator bank. These are used to set trip points which enable over voltage, over current, and other system event detection.

4.8 Built-in Switching Regulator

The switching regulator is used to power the low voltage (5V portion of the PowerPSoC) from the input line. This regulator is based upon a peak current control loop which can support up to 250 mA of output current. The current not being consumed by PowerPSoC is used to power additional system peripherals. The key features of the built-in switching regulator include:

- Ability to self power device from input line
- Small filter component sizes
- Fast response to transients

Figure 4-4. Built-in Switching Regulator



4.9 Analog Multiplexer

The analog multiplexer is used to multiplex signals between the power peripheral blocks. The CPU configures the Power Peripherals Analog Multiplexer connections using memory mapped registers. The analog multiplexer includes the following key features:

- Connect signals to ensure needed flexibility
- Ensure signal integrity for minimum signal corruption
- Configurability through Cypress PSoC Designer 5.0

4.10 Digital Multiplexer

The digital multiplexer is used to multiplex signals between the power peripheral blocks. The Power Peripherals Digital Multiplexer is a configurable switching matrix that connects the power peripheral digital resources. This Power Peripheral Digital Multiplexer is independent of the main PSoC digital buses or global interconnect of the PSoC core. The digital multiplexer includes the following key features:

- Connect signals to ensure needed flexibility
- Configurability through Cypress PSoC Designer 5.0

Document Number: 001-46319 Rev. *H Page 10 of 52



4.11 Function Pins (FN0[0:3])

The function I/O pins are a set of dedicated control pins used to perform system level functions with the power peripheral blocks of the PowerPSoC. These pins are dynamically configurable, enabling them to perform a multitude of input and output functions. These I/Os have direct access to the input and output of the voltage comparators, input of the hysteretic controller, and output of the digital PWM blocks for the device. The function I/O pins are register mapped. The microcontroller can control and read the state of these pins and the interrupt function.

Some of the key system benefits of the function I/O are:

- Enabling higher voltage current-sense amplifier as shown in Figure 4-5
- Synchronizing dimming of multiple PowerPSoC controllers as shown in Figure 4-6
- Programmable fail-safe monitor and dedicated shutdown of hysteretic controller as shown in Figure 4-7

Along with the above functionality, these I/Os also provide interrupt functionality enabling intelligent system responses to power control lighting system status.

Figure 4-5. External CSA and FET Application




Figure 4-6. PowerPSoC in Master/Slave Configuration





Figure 4-7. Event Detection





5. The PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors to simplify programming of real time embedded events. The program execution is timed and protected using the included Sleep and Watchdog Timers (WDT) time and protect program execution.

Memory encompasses 16K of Flash for program storage, 1K of SRAM for data storage, and up to 2K of EEPROM emulated using the Flash. Program Flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 4 percent over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PowerPSoC device.

PowerPSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

5.1 The Digital System

The digital system contains eight digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.


Digital peripheral configurations include those listed below.

- DALI
- DMX512
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8-bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical redundancy checker/generator (8 to 32 bit)
- IrDA
- Pseudo random sequence generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that route any signal to any pin. The buses also allow signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

There are four digital blocks in each row. This allows optimum choice of system resources for your application.

Figure 5-1. Digital System Block Diagram



5.2 The Analog System


The analog system contains six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PowerPSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6 to 12-bit resolution, selectable as incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6 to 9-bit resolution)
- Multiplying DACs (up to 2, with 6 to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC core resource)
- 1.3V reference (as a system resource)
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in Figure 5-2 on page 13.



Figure 5-2. Analog System Block Diagram



5.3 The Analog Multiplexer System

The Analog Mux Bus connects to every GPIO pin in ports 0 to 2. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It can be split into two sections for simultaneous dual-channel processing. An additional analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing
- Crosspoint connection between any I/O pin combinations

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements application notes, found at http://www.cypress.com Design Resources > Application Notes. In general, and unless otherwise noted in the relevant application notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.

5.4 Additional System Resources

System resources provide additional capability useful in complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow.

- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.
- A decimator provides a custom hardware filter for digital signal processing applications including creation of Delta Sigma
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (power on reset) circuit eliminates the need for a system supervisor.
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. The designer can generate additional clocks using digital PSoC blocks as clock dividers.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master applications are supported.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

Document Number: 001-46319 Rev. *H Page 13 of 52



6. Applications

The following figures show examples of applications in which the PowerPSoC family of devices adds intelligent power control for power applications.

Figure 6-1. LED Lighting with RGGB Color Mixing Configured as Floating Load Buck Converter





Figure 6-2. LED Lighting with RGBA Color Mixing Driving External MOSFETS as Floating Load Buck Converter



Document Number: 001-46319 Rev. *H Page 14 of 52



HVDD R_{SENSE} R_{SENSE} **R**SENSE **R**SENSE Hysteretic PWM Hysteretic Hysteretic Dim Dim references DAC1 DAC1 Oscillator and I²C Master and Configurable Power Analog Auxiliary Regulator Flash, RAM, M8C Core and Configurable and ROM Digital Blocks

Figure 6-3. LED Lighting with a Single Channel Boost Driving Three Floating Load Buck Channels

7. PowerPSoC Device Characteristics

There are two major groups of devices in the PowerPSoC family. One group is a 4-channel 56-pin QFN and the other is a 3-channel 56-pin QFN. These are summarized in the following table.

Table 7-1. PowerPSoC Device Characteristics

Device Group	Internal Power FETs	External Gate Drivers	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Col- umns	Analog Blocks	SRAM Size	Flash Size
CY8CLED04D01-56LTXI	4X1.0A	4	14	2	8	14	2	2	6	1K	16K
CY8CLED04D02-56LTXI	4X0.5A	4	14	2	8	14	2	2	6	1K	16K
CY8CLED04G01-56LTXI	0	4	14	2	8	14	2	2	6	1K	16K
CY8CLED03D01-56LTXI	3X1.0A	3	14	2	8	14	2	2	6	1K	16K
CY8CLED03D02-56LTXI	3X0.5A	3	14	2	8	14	2	2	6	1K	16K
CY8CLED03G01-56LTXI	0	3	14	2	8	14	2	2	6	1K	16K
CY8CLED02D01-56LTXI	2X1.0A	2	14	2	8	14	2	2	6	1K	16K
CY8CLED01D01-56LTXI	1X1.0A	1	14	2	8	14	2	2	6	1K	16K

Document Number: 001-46319 Rev. *H Page 15 of 52



8. Getting Started

The quickest way to understand the PowerPSoC device is to read this data sheet and then use the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PowerPSoC integrated circuit and presents specific pin, register, and electrical specifications. For in depth information, along with detailed programming information, refer to the PowerPSoC Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PowerPSoC device data sheets on the web at www.cypress.com.

8.1 Application Notes

Application notes are an excellent introduction to a wide variety of possible PowerPSoC designs. Layout Guidelines, Thermal Management and Firmware Design Guidelines are some of the topics covered. To view the PowerPSoC application notes, go to http://www.cypress.com.

8.2 Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, C compilers, and all accessories for PowerPSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon, and click *PowerPSoC (Power Programmable System-on-Chip)* to view a current list of available items.

8.3 Training

Free PowerPSoC technical training (on demand, webinars, and workshops) is available online at www.cypress.com/training. The training covers a wide variety of topics and skill levels to assist you in your designs.

8.4 CYPros Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PowerPSoC designs. To contact or become a PSoC Consultant go to www.cypress.com/cypros.

8.5 Technical Support

PowerPSoC application engineers take pride in fast and accurate response. They can be reached with a 24-hour guaranteed response at http://www.cypress.com/support/. If you cannot find an answer to your question, call technical support at 1-800-541-4736.

9. Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE runs on Windows XP or Windows Vista.

This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and built-in support for third-party assemblers and C compilers.

PSoC Designer also supports C language compilers developed specifically for the devices in the PowerPSoC family.

9.1 PSoC Designer Software Subsystems

9.1.1 System-Level View

A drag-and-drop visual embedded system design environment based on PSoC Express. In the system level view you create a model of your system inputs, outputs, and communication interfaces. You define when and how an output device changes state based upon any or all other system devices. Based upon the design, PSoC Designer automatically selects one or more PowerPSoC Intelligent LED Drivers that match your system requirements.

PSoC Designer generates all embedded code, then compiles and links it into a programming file for a specific PowerPSoC device.

9.1.2 Chip-Level View

The chip-level view is a more traditional integrated development environment (IDE) based on PSoC Designer 4.4. Choose a base device to work with and then select different onboard analog and digital components called user modules that use the PowerPSoC blocks. Examples of user modules are Current Sense Amplifiers, PrISM, PWM, DMM, Floating Load Buck, and Boost. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

9.1.3 Hybrid Designs

You can begin in the system-level view, allow it to choose and configure your user modules, routing, and generate code, then switch to the chip-level view to gain complete control over on-chip resources. All views of the project share a common code editor, builder, and common debug, emulation, and programming tools.

9.1.4 Code Generation Tools

PSoC Designer supports multiple third party C compilers and assemblers. The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. The choice is yours.

Assemblers. The assemblers allow assembly code to merge seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PowerPSoC family of devices. The products allow you to create complete C programs for the PowerPSoC family of devices.

The optimizing C compilers provide all the features of C tailored to the PowerPSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Document Number: 001-46319 Rev. *H Page 16 of 52



9.1.5 Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PowerPSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

9.1.6 Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

9.2 In-Circuit Emulator

A low cost, high functionality In-Circuit Emulator (ICE) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PowerPSoC devices.

10. Designing with User Modules

The development process for the PowerPSoC device differs from that of a traditional fixed function microprocessor. The configurable power, analog, and digital hardware blocks give the PowerPSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PowerPSoC Blocks, have the ability to implement a wide variety of user selectable functions. The PowerPSoC development process can be summarized in the following four steps:

- 1. Select Components
- 2. Configure Components
- 3. Organize and Connect
- 4. Generate, Verify and Debug

Select Components. In the chip-level view the components are called "user modules". User modules make selecting and implementing peripheral devices simple and come in power, analog, digital, and mixed signal varieties. The standard user module library contains over 50 common peripherals such as Current Sense Amplifiers, PrISM, PWM, DMM, Floating Buck, Boost,

ADCs, DACs, Timers, Counters, UARTs, and other not so common peripherals such as DTMF generators and Bi-Quad analog filter sections.

Configure Components. Each of the components selected establishes the basic register settings that implement the selected function. They also provide parameters allowing precise configuration to your particular application. For example, a PWM User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus.

The chip-level user modules are documented in data sheets that are viewed directly in PSoC Designer. These data sheets explain the internal operation of the component and provide performance specifications. Each data sheet describes the use of each user module parameter and other information needed to successfully implement your design.

Organize and Connect. Signal chains can be built at the chip level by interconnecting user modules to each other and the IO pins. In the chip-level view, perform the selection, configuration, and routing so that you have complete control over the use of all on-chip resources.

Generate, Verify, and Debug. When ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high level user module API functions.

The chip-level designs generate software based on your design. The chip-level view provides application programming interfaces (APIs) with high level functions to control and respond to hardware events at run-time and interrupt service routines that you can adapt as needed.

A complete code development environment allows development and customization of your applications in C, assembly language, or both.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the ICE where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.

Document Number: 001-46319 Rev. *H Page 17 of 52



11. Document Conventions

11.1 Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	Alternating Current
ADC	Analog-to-Digital Converter
API	Application Programming Interface
CPU	Central Processing Unit
CSA	Current Sense Amplifier
CT	Continuous Time
DAC	Digital-to-Analog Converter
DALI	Digital Addressable Lighting Interface
DC	Direct Current
DMM	Delta Sigma Modulation Mode
DMX	Digital Multiplexing
DSM	Delta Sigma Modulator
DTMF	Dual-Tone Multi Frequency
ECO	External Crystal Oscillator
EEPROM	Electrically Erasable Programmable Read-Only Memory
EMI	ElectroMagnetic Interference
FAQ	Frequently Asked Questions
FET	Field Effect Transistor
FSR	Full Scale Range
GPIO	General Purpose IO
GUI	Graphical User Interface
HBM	Human Body Model
IC	Integrated Circuit
ICE	In-Circuit Emulator
IDE	Integrated Development Environment
ILO	Internal Low-speed Oscillator
IMO	Internal Main Oscillator
ISSP	In-System Serial Programming
I/O	Input/Output
IPOR	Imprecise Power On Reset
LED	Light Emitting Diode

Acronym	Description
LSB	Least-Significant bit
LVD	Low Voltage Detect
MCU	Microcontroller
MOSFET	Metal-Oxide-Semiconductor Field Effect Transistor
MSB	Most-Significant bit
OCD	On Chip Debugger
PC	Program Counter
POR	Power On Reset
PPOR	Precision Power On Reset
PowerPSoC	Power Programmable System-on-Chip™
PrISM	Precise Intensity Signal Modulation
PSoC	Programmable System-on-Chip™
PWM	Pulse Width Modulator
QFN	Quad Flat no leads Package
RGBA	Red, Green, Blue, Amber
RGGB	Red, Green, Green, Blue
SC	Switched Capacitor
SPI	Serial Peripheral Interface
SRAM	Static Random Access Memory
TRM	Technical Reference Manual
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
WDT	Watch Dog Timer

11.2 Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 14-1 on page 29 lists all the abbreviations used to measure the PowerPSoC devices.

11.3 Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

Document Number: 001-46319 Rev. *H Page 18 of 52



12. Pin Information


12.1 CY8CLED04D0x 56-Pin Part Pinout (without OCD)

The CY8CLED04D01 and CY8CLED04D02 PowerPSoC devices are available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-1. CY8CLED04D0x 56-Pin Part Pinout (QFN)

Pin		Туре			Description				
No.	Digital Rows	Analog Columns	Power Peripherals	Name					
1	I/O	I		P1[0]	GPIO/I2C SDA (secondary), ISSP primary				
2	I/O	I		P2[2]	GPIO/Direct Switch Cap connection				
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)				
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap				
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap				
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary				
7	I/O	I		P1[5]	GPIO/I2C SDATA (Primary)				
8	I/O	I		P1[7]	GPIO/ I2C SCLK (Primary)				
9				VSS	Digital Ground				
10				NC	No Connect				
11				NC	No Connect				
12				NC	No Connect				
13				NC	No Connect				
14	I			XRES	External Reset				
15				VDD	Digital Power Supply				
16				VSS	Digital Ground				
17				AVSS	Analog Ground				
18				AVDD	Analog Power Supply				
19			I	CSN2	Current Sense Negative Input - CSA2				
20				CSP2	Current Sense Positive Input and Power Supply - CSA2				
21				CSP3	Current Sense Positive Input and Power Supply - CSA3				
22			I	CSN3	Current Sense Negative Input 3				
23				SREGCOMP	Voltage Regulator Error Amp Comp				
24			I	SREGFB	Regulator Voltage Mode Feedback Node				
25			I	SREGCSN	Current Mode Feedback Negative				
26				SREGCSP	Current Mode Feedback Positive				
27			0	SREGSW	Switch Mode Regulator OUT				
28				SREGHVIN	Switch Mode Regulator IN				
29				GDVDD	Gate Driver Power Supply				
30				GDVSS	Gate Driver Ground				

Figure 12-1. CY8CLED04D0x 56-Pin PowerPSoC Device



* Connect Exposed Pad to PGNDx

28		SREGHVIN	Switch Mode Regulator IN							
29		GDVDD	Gate Driver Power Supply	Pin	Din Type)			
30		GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description	
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply	
32	0	GD3	External Low Side Gate Driver 3	45			I/O	FN0[0]	Function I/O	
33		SW3	Power Switch 3	46			I/O	FN0[1]	Function I/O	
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O	
35	0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O	
36		SW2	Power Switch 2	49			I	CSN0	Current Sense Negative Input 0	
37		SW1	Power Switch 1	50				CSP0	Current Sense Positive Input and Power Supply - CSA0	
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1	
39		PGND1	Power FET Ground 1	52			1	CSN1	Current Sense Negative Input 1	
40		SW0	Power Switch 0	53	I/O	_		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output	
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply	
42		PGND0	Power FETGround 0	55				VSS	Digital Ground	
43		GDVSS	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input	

Document Number: 001-46319 Rev. *H Page 19 of 52



12.2 CY8CLED04G01 56-Pin Part Pinout (without OCD)


The CY8CLED04G01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-2. CY8CLED04G01 56-Pin Part Pinout (QFN)

Pin		Type					
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description		
1	I/O	I		P1[0]	GPIO/I2C SDA (secondary), ISSP primary		
2	I/O	I		P2[2]	GPIO/Direct Switch Cap connection		
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)		
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap		
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap		
6	I/O	ı		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary		
7	I/O	I		P1[5]	GPIO/I2C SDATA (Primary)		
8	I/O	I		P1[7]	GPIO/ I2C SCLK (Primary)		
9				VSS	Digital Ground		
10				NC	No Connect		
11				NC	No Connect		
12				NC	No Connect		
13				NC	No Connect		
14	ı			XRES	External Reset		
15				VDD	Digital Power Supply		
16				VSS	Digital Ground		
17				AVSS	Analog Ground		
18				AVDD	Analog Power Supply		
19			I	CSN2	Current Sense Negative Input 2		
20				CSP2	Current Sense Positive Input and Power Supply - CSA2		
21				CSP3	Current Sense Positive Input and Power Supply - CSA3		
22				CSN3	Current Sense Negative Input 3		
23				SREGCOMP	Voltage Regulator Error Amp Comp		
24			I	SREGFB	Regulator Voltage Mode Feedback Node		
25			I	SREGCSN	Current Mode Feedback Negative		
26			I	SREGCSP	Current Mode Feedback Positive		
27			0	SREGSW	Switch Mode Regulator OUT		
28				SREGHVIN	Switch Mode Regulator IN		
29				GDVDD	Gate Driver Power Supply		
30				GDVSS	Gate Driver Ground		

Figure 12-2. CY8CLED04G01 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

<i></i>		0.1.	Ownton mode regulator our						
28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin		Туре)		
30		GDVSS	Gate Driver Ground	No.	Digital Rows		Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32	0	GD3	External Low Side Gate Driver 3	45			I/O	FN0[0]	Function I/O
33		DNC ^[1]	Do Not Connect	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35	0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O
36		DNC ^[1]	Do Not Connect	49			I	CSN0	Current Sense Negative Input 0
37		DNC ^[1]	Do Not Connect	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39		PGND1	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40		DNC ^[1]	Do Not Connect	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FET Ground 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input

Document Number: 001-46319 Rev. *H Page 20 of 52



12.3 CY8CLED04DOCD1 56-Pin Part Pinout (with OCD)


The CY8CLED04DOCD1 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-3. CY8CLED04DOCD1 56-Pin Part Pinout (QFN)

lab	le 12-	Pin Part Pinout (QFN)			
Pin No.	Digital Rows	Type Digital Analog Power Name Rows Columns Peripherals		Name	Description
1	I/O	I		P1[0]	GPIO/I2C SDATA (secondary) ISSP primary
2	I/O	ı		P2[2]	GPIO/Direct Switch Cap connection
3	I/O	I/O		P0[3]	GPIO/Ainput (coIO) Aoutput (coIO)
4	I/O	I/O		P0[5]	GPIO/Ainput (coIO) Aoutput (coIO) / Capsense Ref Cap
5	I/O	I		P0[7]	GPIO, connects to Analog Column Capsense Ref Cap
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary
7	I/O	ı		P1[5]	GPIO/I2C SDATA (Primary)
8	I/O	ı		P1[7]	GPIO/ I2C SCLK (Primary)
9				VSS	Digital Ground
10	I/O			OCDE	On Chip Debugger Port
11	I/O			OCDO	On Chip Debugger Port
12	I/O			CCLK	On Chip Debugger Port
13	I/O			HCLK	On Chip Debugger Port
14	ı			XRES	External Reset
15				VDD	Digital Power Supply
16				VSS	Digital Ground
17				AVSS	Analog Ground
18				AVDD	Analog Power Supply
19			ı	CSN2	Current Sense Negative Input 2
20				CSP2	Current Sense Positive Input and Power Supply - CSA2
21				CSP3	Current Sense Positive Input and Power Supply - CSA3
22			I	CSN3	Current Sense Negative Input 3
23				SREGCOMP	Voltage Regulator Error Amp Comp
24			I	SREGFB	Regulator Voltage Mode Feedback Node
25			I	SREGCSN	Current Mode Feedback Negative
26			I	SREGCSP	Current Mode Feedback Positive
27			0	SREGSW	Switch Mode Regulator OUT
28				SREGHVIN	Switch Mode Regulator IN
29				GDVDD	Gate Driver Power Supply
30				GDVSS	Gate Driver Ground
31				PGND3	Power FET Ground 3
32	1		0	GD3	External Low Side Gate Driver 3

Figure 12-3. CY8CLED04DOCD1 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

21	U	SKLGSW	Switch Mode Regulator Out						
28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin	Din Type				
30		GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32	0	GD3	External Low Side Gate Driver 3	45			I/O	FN0[0]	Function I/O
33		SW3	Power Switch 3	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35	0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O
36		SW2	Power Switch 2	49				CSN0	Current Sense Negative Input 0
37		SW1	Power Switch 1	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39		PGND1	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40		SW0	Power Switch 0	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FET Ground 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input

Document Number: 001-46319 Rev. *H Page 21 of 52



12.4 CY8CLED03D0x 56-Pin Part Pinout (without OCD)


The CY8CLED03D01 and CY8CLED03D02 PowerPSoC devices are available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-4. CY8CLED03D0x 56-Pin Part Pinout (QFN)

	able 12-4. O 100 E E DOOD OX 00-1 III 1 dit 1 illout (Q1 IV)											
Pin		Туре										
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description							
1	1/0	I		P1[0]	GPIO/ I2C SDA (secondary), ISSP primary							
2	I/O	ı		P2[2]	GPIO/Direct Switch Cap connection							
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)							
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap							
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap							
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary							
7	I/O	ı		P1[5]	GPIO/I2C SDATA (Primary)							
8	I/O	ı		P1[7]	GPIO/ I2C SCLK (Primary)							
9				VSS	Digital Ground							
10				NC	No Connect							
11				NC	No Connect							
12				NC	No Connect							
13				NC	No Connect							
14	ı			XRES	External Reset							
15				VDD	Digital Power Supply							
16				VSS	Digital Ground							
17				AVSS	Analog Ground							
18				AVDD	Analog Power Supply							
19			I	CSN2	Current Sense Negative Input - CSA2							
20				CSP2	Current Sense Positive Input and Power Supply - CSA2							
21				DNC ^[1]	Do Not Connect							
22				DNC ^[1]	Do Not Connect							
23				SREGCOMP	1							
24			I	SREGFB	Regulator Voltage Mode Feedback Node							
25			ı	SREGCSN	Current Mode Feedback Negative							
26				SREGCSP	Current Mode Feedback Positive							
27			0	SREGSW	Switch Mode Regulator OUT							
28				SREGHVIN	Switch Mode Regulator IN							
29				GDVDD	Gate Driver Power Supply							
30				GDVSS	Gate Driver Ground							

Figure 12-4. CY8CLED03D0x 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

27	0	SREGSW	Switch Mode Regulator OUT						
28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin		Туре			
30		GDVSS	Gate Driver Ground	No.	No Digital Analog		Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32		DNC ^[1]	Do Not Connect	45			I/O	FN0[0]	Function I/O
33		DNC ^[1]	Do Not Connect	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35	0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O
36		SW2	Power Switch 2	49			I	CSN0	Current Sense Negative Input 0
37		SW1	Power Switch 1	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39		PGND1	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40		SW0	Power Switch 0	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FETGround 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O			P1[4]	GPIO / External Clock Input

Document Number: 001-46319 Rev. *H Page 22 of 52



12.5 CY8CLED03G01 56-Pin Part Pinout (without OCD)


The CY8CLED03G01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-5. CY8CLED03G01 56-Pin Part Pinout (QFN)

Pin		Type			
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description
1	I/O	I		P1[0]	GPIO/I2C SDA (secondary), ISSP primary
2	I/O	ı		P2[2]	GPIO/Direct Switch Cap connection
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary
7	I/O	I		P1[5]	GPIO/I2C SDATA (Primary)
8	I/O	ı		P1[7]	GPIO/ I2C SCLK (Primary)
9				VSS	Digital Ground
10				NC	No Connect
11				NC	No Connect
12				NC	No Connect
13				NC	No Connect
14	I			XRES	External Reset
15				VDD	Digital Power Supply
16				VSS	Digital Ground
17				AVSS	Analog Ground
18				AVDD	Analog Power Supply
19			I	CSN2	Current Sense Negative Input 2
20				CSP2	Current Sense Positive Input and Power Supply - CSA2
21				DNC ^[1]	Do Not Connect
22				DNC ^[1]	Do Not Connect
23				SREGCOMP	Voltage Regulator Error Amp Comp
24			I	SREGFB	Regulator Voltage Mode Feedback Node
25			I	SREGCSN	Current Mode Feedback Negative
26			ı	SREGCSP	Current Mode Feedback Positive
27			0	SREGSW	Switch Mode Regulator OUT
28				SREGHVIN	Switch Mode Regulator IN
29				GDVDD	Gate Driver Power Supply
30				GDVSS	Gate Driver Ground
31				PGND3	Power FET Ground 3

Figure 12-5. CY8CLED03G01 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

27	0	SREGSW	Switch Mode Regulator OUT						
28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin	Type Type				
30		GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32		DNC ^[1]	Do Not Connect	45			I/O	FN0[0]	Function I/O
33		DNC ^[1]	Do Not Connect	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35	0	GD2	External Low Side Gate Driver 2	48			I/O	FN0[3]	Function I/O
36		DNC ^[1]	Do Not Connect	49			I	CSN0	Current Sense Negative Input 0
37		DNC ^[1]	Do Not Connect	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39		PGND1	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40		DNC ^[1]	Do Not Connect	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FET Ground 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O	ı		P1[4]	GPIO / External Clock Input

Document Number: 001-46319 Rev. *H Page 23 of 52



12.6 CY8CLED02D01 56-Pin Part Pinout (without OCD)


The CY8CLED02D01 PowerPSoC devices are available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-6. CY8CLED02D01 56-Pin Part Pinout (QFN)

Pin		Туре				Fig	ure 1	2-6. CY	BCLED0
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description				
1	I/O	I		P1[0]	GPIO/ I2C SDA (secondary), ISSP primary				C
2	I/O	ı		P2[2]	GPIO/Direct Switch Cap connection				
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)				
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap				P1[4] VSS VDD P0[4]
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap			•	55
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary			P1[0] = 1 P2[2] = 2	11
7	I/O	ı		P1[5]	GPIO/I2C SDATA (Primary)	1		P0[3] = 3 P0[5] = 4	
8	I/O	ı		P1[7]	GPIO/ I2C SCLK (Primary)	1		P0[7] = 5	1/
9				VSS	Digital Ground	1		P1[1] = 6	1/
10				NC	No Connect	1		P1[5] = 7 P1[7] = 8	11
11				NC	No Connect	i		VSS 9	11
12				NC	No Connect	İ		NC = 10	
13				NC	No Connect	İ		NC = 11	
14	-			XRES	External Reset	1		NC = 12 NC = 13	
15				VDD	Digital Power Supply	İ		XRES 14	1
16				VSS	Digital Ground	i			15 16 17 18
17				AVSS	Analog Ground	i			
18				AVDD	Analog Power Supply	1			VDD VSS AVSS AVDD
19				DNC ^[1]	Do Not Connect	1			- 4
20				DNC ^[1]	Do Not Connect				
21				DNC ^[1]	Do Not Connect	1			
22				DNC ^[1]	Do Not Connect				
23				SREGCOMP				* Co	nnect E
24			I	SREGFB	Regulator Voltage Mode Feedback Node			00	illiect L
25			I	SREGCSN	Current Mode Feedback Negative				
26			I	SREGCSP	Current Mode Feedback Positive				
27			0	SREGSW	Switch Mode Regulator OUT				
28				SREGHVIN	Switch Mode Regulator IN	1			
29				GDVDD	Gate Driver Power Supply	Pin		Type	
30				GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals
31				PGND3	Power FET Ground 3	44			
32				DNC ^[1]	Do Not Connect	45			I/O
33				DNC ^[1]	Do Not Connect	46			I/O
34				PGND2	Power FET Ground 2	47			I/O
35				DNC ^[1]	Do Not Connect	48			I/O
36				DNC ^[1]	Do Not Connect	49			I
37				SW1	Power Switch 1	50			

Figure 12-6. CY8CLED02D01 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin	Pin Type				
30		GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32		DNC ^[1]	Do Not Connect	45			I/O	FN0[0]	Function I/O
33		DNC ^[1]	Do Not Connect	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35		DNC ^[1]	Do Not Connect	48			I/O	FN0[3]	Function I/O
36		DNC ^[1]	Do Not Connect	49			I	CSN0	Current Sense Negative Input 0
37		SW1	Power Switch 1	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38	0	GD1	External Low Side Gate Driver 1	51				CSP1	Current Sense Positive Input and Power Supply - CSA1
39		PGND1	Power FET Ground 1	52			I	CSN1	Current Sense Negative Input 1
40		SW0	Power Switch 0	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FETGround 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O	I		P1[4]	GPIO / External Clock Input

Document Number: 001-46319 Rev. *H Page 24 of 52



12.7 CY8CLED01D01 56-Pin Part Pinout (without OCD)


The CY8CLED01D01 PowerPSoC device is available with the following pinout information. Every port pin (labeled with a "P" and "FN0") is capable of Digital I/O.

Table 12-7. CY8CLED01D01 56-Pin Part Pinout (QFN)

Pin		Туре				Fia	ure 1	2-7. CY	8C
No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description				
1	I/O	I		P1[0]	GPIO/I2C SDA (secondary), ISSP primary				
2	I/O	ı		P2[2]	GPIO/Direct Switch Cap connection				
3	I/O	I/O		P0[3]	GPIO/Ainput(col0) Aoutput (col0)				
4	I/O	I/O		P0[5]	GPIO/Ainput(col0) Aoutput (col1) Capsense Ref Cap				
5	I/O	I		P0[7]	GPIO/Connects to Analog Column Capsense Ref Cap				P1[4]
6	I/O	I		P1[1]	GPIO/I2C SCLK (secondary) ISSP primary				■
7	I/O	ı		P1[5]	GPIO/I2C SDATA (Primary)			P1[0] = P2[2] =	11
8	I/O	ı		P1[7]	GPIO/ I2C SCLK (Primary)	1		P0[3]	
9				VSS	Digital Ground	1		P0[5]	4
10				NC	No Connect			P0[7]	
11				NC	No Connect			P1[1] = P1[5] =	
12				NC	No Connect			P1[7]	
13				NC	No Connect			VSS 🗖	
14	I			XRES	External Reset			NC NC	
15				VDD	Digital Power Supply			NC	
16				VSS	Digital Ground			NC 🗖	13
17				AVSS	Analog Ground			XRES -	13 14 9
18				AVDD	Analog Power Supply				
19				DNC ^[1]	Do Not Connect				ΔOV
20				DNC ^[1]	Do Not Connect				>
21				DNC ^[1]	Do Not Connect				
22				DNC ^[1]	Do Not Connect				
23				SREGCOMP	Voltage Regulator Error Amp Comp				
24			I	SREGFB	Regulator Voltage Mode Feedback Node			*	Co
25			I	SREGCSN	Current Mode Feedback Negative				•
26			I	SREGCSP	Current Mode Feedback Positive				
27			0	SREGSW	Switch Mode Regulator OUT				
28				SREGHVIN	Switch Mode Regulator IN				
29				GDVDD	Gate Driver Power Supply	Pin		Туре)
30				GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Per
31				PGND3	Power FET Ground 3	44			
32				DNC ^[1]	Do Not Connect	45			<u> </u>
33				DNC ^[1]	Do Not Connect	46			<u> </u>
34				PGND2	Power FET Ground 2	47			
35				DNC ^[1]	Do Not Connect	48			
36	1		<u> </u>	DNC ^[1]	Do Not Connect	49	1		1

Figure 12-7. CY8CLED01D01 56-Pin PowerPSoC Device

QFN Top View



* Connect Exposed Pad to PGNDx

28		SREGHVIN	Switch Mode Regulator IN						
29		GDVDD	Gate Driver Power Supply	Pin		Туре			
30		GDVSS	Gate Driver Ground	No.	Digital Rows	Analog Columns	Power Peripherals	Name	Description
31		PGND3	Power FET Ground 3	44				GDVDD	Gate Driver Power Supply
32		DNC ^[1]	Do Not Connect	45			I/O	FN0[0]	Function I/O
33		DNC ^[1]	Do Not Connect	46			I/O	FN0[1]	Function I/O
34		PGND2	Power FET Ground 2	47			I/O	FN0[2]	Function I/O
35		DNC ^[1]	Do Not Connect	48			I/O	FN0[3]	Function I/O
36		DNC ^[1]	Do Not Connect	49			I	CSN0	Current Sense Negative Input 0
37		DNC ^[1]	Do Not Connect	50				CSP0	Current Sense Positive Input and Power Supply - CSA0
38		DNC ^[1]	Do Not Connect	51				DNC ^[1]	Do Not Connect
39		PGND1	Power FET Ground 1	52				DNC ^[1]	Do Not Connect
40		SW0	Power Switch 0	53	I/O	I		P0[4]	GPIO/Connects to Analog Column (1), connects to bandgap output
41	0	GD0	External Low Side Gate Driver 0	54				VDD	Digital Power Supply
42		PGND0	Power FET Ground 0	55				VSS	Digital Ground
43		GDVSS	Gate Driver Ground	56	I/O	Ī		P1[4]	GPIO / External Clock Input

Note

Document Number: 001-46319 Rev. *H Page 25 of 52

^{1.} Do Not Connect (DNC) pins must be left unconnected, or floating. Connecting these pins to power or ground may cause improper operation or failure of the device.



13. Register General Conventions

13.1 Abbreviations Used

The register conventions specific to this section are listed in Table 13-1.

Table 13-1. Register Conventions

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

13.2 Register Naming Conventions

The register naming convention specific to the PSoC core section of PowerPSoC blocks and their registers is:

<Prefix>mn<Suffix>
where m = row index, n = column index

Therefore, ASD13CR3 is a register for an analog PowerPSoC block in row 1 column 3.

The register naming convention specific to the power peripheral section of PowerPSoC blocks and their registers is:

<Pre><Prefix>x<Suffix>
where x = number of channel

Therefore, CSA0_CR is a register for a power peripheral PowerPSoC block in for Current Sense Amplifier, channel 0.

13.3 Register Mapping Tables

The PowerPSoC device has a total register address space of 512 bytes. The register space is also referred to as I/O space and is broken into two parts. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set, the user is said to be in the "extended" address space or the "configuration" registers.

More detailed description of the Registers are found in the PowerPSoC TRM.

Document Number: 001-46319 Rev. *H Page 26 of 52



13.4 Register Map Bank 0 Table

| Name | Addr
(0,Hex) | Access | Name | Addr
(0,Hex) | Access | Name | Addr
(0,Hex) | Access | Name | Addr
(0,Hex) | Access |
|-----------|-----------------|---------|------------------------|-----------------|----------|----------------------|-----------------|----------|-------------------|-----------------|---------|
| PRT0DR | 00 | RW | DPWM0PCF | 40 | RW | ASC10CR0 | 80 | RW | VDAC0 CR | C0 | RW |
| PRT0IE | 01 | RW | DPWM0PDH | 41 | RW | ASC10CR1 | 81 | RW | VDAC0 DR0 | C1 | RW |
| PRT0GS | 02 | RW | DPWM0PDL | 42 | RW | ASC10CR2 | 82 | RW | VDAC0 DR1 | C2 | RW |
| PRT0DM2 | 03 | RW | DPWM0PWH | 43 | RW | ASC10CR3 | 83 | RW | | C3 | |
| PRT1DR | 04 | RW | DPWM0PWL | 44 | RW | ASD11CR0 | 84 | RW | VDAC1 CR | C4 | RW |
| PRT1IE | 05 | RW | DPWM0PCH | 45 | RW | ASD11CR1 | 85 | RW | VDAC1 DR0 | C5 | RW |
| PRT1GS | 06 | RW | DPWM0PCL | 46 | RW | ASD11CR2 | 86 | RW | VDAC1 DR1 | C6 | RW |
| PRT1DM2 | 07 | RW | DPWM0GCFG | 47 | RW | ASD11CR3 | 87 | RW | _ | C7 | |
| PRT2DR | 08 | RW | DPWM1PCF | 48 | RW | | 88 | | VDAC2 CR | C8 | RW |
| PRT2IE | 09 | RW | DPWM1PDH | 49 | RW | | 89 | | VDAC2 DR0 | C9 | RW |
| PRT2GS | 0A | RW | DPWM1PDL | 4A | RW | | 8A | | VDAC2 DR1 | CA | RW |
| PRT2DM2 | 0B | RW | DPWM1PWH | 4B | RW | | 8B | | | СВ | |
| FN0DR | 0C | RW | DPWM1PWL | 4C | RW | | 8C | | VDAC3 CR | CC | RW |
| FN0IE | 0D | RW | DPWM1PCH | 4D | RW | | 8D | | VDAC3 DR0 | CD | RW |
| FN0GS | 0E | RW | DPWM1PCL | 4E | RW | | 8E | | VDAC3 DR1 | CE | RW |
| FN0DM2 | 0F | RW | DPWM1GCFG | 4F | RW | | 8F | | VBAGG_BITT | CF | 1244 |
| THODINZ | 10 | 1744 | DPWM2PCF | 50 | RW | ASD20CR0 | 90 | RW | CUR PP | D0 | RW |
| | 11 | | DPWM2PDH | 51 | RW | ASD20CR0
ASD20CR1 | 91 | RW | STK PP | D1 | RW |
| | 12 | | DPWM2PDL | 52 | RW | ASD20CR1 | 92 | RW | 3IK_FF | D2 | KVV |
| | 13 | | DPWM2PWH | 53 | RW | ASD20CR2
ASD20CR3 | 93 | RW | IDX PP | D2 | RW |
| | 13 | | DPWM2PWL | 53 | RW | ASD20CR3
ASC21CR0 | 93 | RW | MVR PP | D3 | RW |
| | 15 | | DPWM2PWL
DPWM2PCH | 55 | RW | | 95 | RW | MVW PP | D5 | RW |
| | 16 | | DPWM2PCH
DPWM2PCL | 56 | RW | ASC21CR1
ASC21CR2 | 95 | | | D6 | RW |
| | | | | | | | | RW | I2C_CFG | | |
| DDMIN 04 | 17 | DW | DPWM2GCFG | 57 | RW | ASC21CR3 | 97 | RW | I2C_SCR | D7 | # |
| PDMUX_S1 | 18 | RW | DPWM3PCF | 58 | RW | | 98 | | I2C_DR | D8 | RW
" |
| PDMUX_S2 | 19 | RW | DPWM3PDH | 59 | RW | | 99 | | I2C_MSCR | D9 | # |
| PDMUX_S3 | 1A | RW | DPWM3PDL | 5A | RW | | 9A | | INT_CLR0 | DA | RW |
| PDMUX_S4 | 1B | RW | DPWM3PWH | 5B | RW | \/D400.0D | 9B | 5144 | INT_CLR1 | DB | RW |
| PDMUX_S5 | 1C | RW | DPWM3PWL | 5C | RW | VDAC6_CR | 9C | RW | INT_CLR2 | DC | RW |
| PDMUX_S6 | 1D | RW | DPWM3PCH | 5D | RW | VDAC6_DR0 | 9D | RW | INT_CLR3 | DD | RW |
| | 1E | | DPWM3PCL | 5E | RW | VDAC6_DR1 | 9E | RW | INT_MSK3 | DE | RW |
| CHBOND_CR | 1F | RW | DPWM3GCFG | 5F | RW | | 9F | | INT_MSK2 | DF | RW |
| DBB00DR0 | 20 | # | AMX_IN | 60 | RW | VDAC4_CR | A0 | RW | INT_MSK0 | E0 | RW |
| DBB00DR1 | 21 | W | AMUX_CFG | 61 | RW | VDAC4_DR0 | A1 | RW | INT_MSK1 | E1 | RW |
| DBB00DR2 | 22 | RW | | 62 | | VDAC4_DR1 | A2 | RW | INT_VC | E2 | RC |
| DBB00CR0 | 23 | # | ARF_CR | 63 | RW | | A3 | | RES_WDT | E3 | W |
| DBB01DR0 | 24 | # | CMP_CR0 | 64 | # | VDAC5_CR | A4 | RW | DEC_DH | E4 | RC |
| DBB01DR1 | 25 | W | ASY_CR | 65 | # | VDAC5_DR0 | A5 | RW | DEC_DL | E5 | RC |
| DBB01DR2 | 26 | RW | CMP_CR1 | 66 | RW | VDAC5_DR1 | A6 | RW | DEC_CR0 | E6 | RW |
| DBB01CR0 | 27 | # | PAMUX_S1 | 67 | RW | | A7 | | DEC_CR1 | E7 | RW |
| DCB02DR0 | 28 | # | PAMUX_S2 | 68 | RW | MUL1_X | A8 | W | MUL0_X | E8 | W |
| DCB02DR1 | 29 | W | PAMUX_S3 | 69 | RW | MUL1_Y | A9 | W | MUL0_Y | E9 | W |
| DCB02DR2 | 2A | RW | PAMUX_S4 | 6A | RW | MUL1_DH | AA | R | MUL0_DH | EA | R |
| DCB02CR0 | 2B | # | | 6B | | MUL1_DL | AB | R | MUL0_DL | EB | R |
| DCB03DR0 | 2C | # | TMP_DR0 | 6C | RW | ACC1_DR1 | AC | RW | ACC0_DR1 | EC | RW |
| DCB03DR1 | 2D | W | TMP_DR1 | 6D | RW | ACC1_DR0 | AD | RW | ACC0_DR0 | ED | RW |
| DCB03DR2 | 2E | RW | TMP_DR2 | 6E | RW | ACC1_DR3 | AE | RW | ACC0_DR3 | EE | RW |
| DCB03CR0 | 2F | # | TMP_DR3 | 6F | RW | ACC1_DR2 | AF | RW | ACC0_DR2 | EF | RW |
| DBB10DR0 | 30 | # | ACB00CR3 | 70 | RW | RDI0RI | B0 | RW | | F0 | |
| DBB10DR1 | 31 | W | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| DBB10DR2 | 32 | RW | ACB00CR1 | 72 | RW | RDI0IS | B2 | RW | | F2 | |
| DBB10CR0 | 33 | # | ACB00CR2 | 73 | RW | RDI0LT0 | В3 | RW | | F3 | |
| DBB11DR0 | 34 | # | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| DBB11DR1 | 35 | W | ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| DBB11DR2 | 36 | RW | ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| DBB11CR0 | 37 | # | ACB01CR2 | 77 | RW | | B7 | | CPU_F | F7 | RL |
| DCB12DR0 | 38 | # | DPWM0PCFG | 78 | RW | RDI1RI | B8 | RW | _ | F8 | |
| DCB12DR1 | 39 | W | DPWM1PCFG | 79 | RW | RDI1SYN | B9 | RW | | F9 | |
| DCB12DR2 | 3A | RW | DPWM2PCFG | 7A | RW | RDI1IS | BA | RW | | FA | |
| | 3B | # | DPWM3PCFG | 7B | RW | RDI1LT0 | BB | RW | | FB | |
| DCB12CR0 | | # | DPWMINTFLG | 7C | RW | RDI1LT1 | BC | RW | | FC | |
| DCB12CR0 | 30 | | | | | _ 13011611 | . 50 | 1744 | | | |
| DCB13DR0 | 3C
3D | | | | | | BD | B/V/ | DAC D | | P/V/ |
| | 3C
3D
3E | W
RW | DPWMINTMSK
DPWMSYNC | 7D
7E | RW
RW | RDI1RO0
RDI1RO1 | BD
BE | RW
RW | DAC_D
CPU SCR1 | FD
FE | RW
|

Document Number: 001-46319 Rev. *H Page 27 of 52



13.5 Register Map Bank 1 Table: User Space

| Name | Addr | Access | Name | Addr | Access | Name | Addr | Access | Name | Addr | Access |
|----------|---------------|--------|-----------|----------------------|--------|-----------------------|---------------|--------|-------------|---------------|--------|
| PRT0DM0 | (1,Hex)
00 | RW | CSA0 CR | (1,Hex)
40 | RW | ASC10CR0 | (1,Hex)
80 | RW | CMPCH0 CR | (1,Hex)
C0 | RW |
| PRT0DM0 | 01 | RW | C3AU_CK | 41 | IXVV | ASC10CR0 | 81 | RW | CMPCH2 CR | C1 | RW |
| PRT0IC0 | 02 | RW | | 42 | | ASC10CR1 | 82 | RW | CMPCH4_CR | C2 | RW |
| PRT0IC0 | 03 | RW | | 43 | | ASC10CR2
ASC10CR3 | 83 | RW | CMPCH6 CR | C3 | RW |
| PRT1DM0 | 03 | RW | CCA1 CD | 43 | RW | ASC TOCKS
ASD11CR0 | 84 | RW | CMPBNK8 CR | C4 | RW |
| PRT1DM0 | 05 | RW | CSA1_CR | 45 | KVV | | 85 | | _ | C5 | RW |
| | | | | | | ASD11CR1 | | RW | CMPBNK9_CR | | |
| PRT1IC0 | 06 | RW | | 46 | | ASD11CR2 | 86 | RW | CMPBNK10_CR | C6 | RW |
| PRT1IC1 | 07 | RW | | 47 | | ASD11CR3 | 87 | RW | CMPBNK11_CR | C7 | RW |
| PRT2DM0 | 08 | RW | CSA2_CR | 48 | RW | | 88 | | CMPBNK12_CR | C8 | RW |
| PRT2DM1 | 09 | RW | | 49 | | | 89 | | CMPBNK13_CR | C9 | RW |
| PRT2IC0 | 0A | RW | | 4A | | | 8A | | | CA | |
| PRT2IC1 | 0B | RW | | 4B | | | 8B | | | CB | |
| FN0DM0 | 0C | RW | CSA3_CR | 4C | RW | | 8C | | | CC | |
| FN0DM1 | 0D | RW | | 4D | | | 8D | | | CD | |
| FN0IC0 | 0E | RW | | 4E | | | 8E | | | CE | |
| FN0IC1 | 0F | RW | | 4F | | | 8F | | | CF | |
| | 10 | | | 50 | | ASD20CR0 | 90 | RW | GDI_O_IN | D0 | RW |
| | 11 | | | 51 | | ASD20CR1 | 91 | RW | GDI_E_IN | D1 | RW |
| | 12 | | | 52 | | ASD20CR2 | 92 | RW | GDI_O_OU | D2 | RW |
| | 13 | | | 53 | | ASD20CR3 | 93 | RW | GDI_E_OU | D3 | RW |
| | 14 | | | 54 | | ASC21CR0 | 94 | RW | HYSCTLR0CR | D4 | RW |
| | 15 | | | 55 | | ASC21CR1 | 95 | RW | HYSCTLR1CR | D5 | RW |
| | 16 | | | 56 | | ASC21CR2 | 96 | RW | HYSCTLR2CR | D6 | RW |
| | 17 | | | 57 | | ASC21CR3 | 97 | RW | HYSCTLR3CR | D7 | RW |
| | 18 | | | 58 | | 7100210110 | 98 | | MUX CR0 | D8 | RW |
| | 19 | | | 59 | | | 99 | | MUX CR1 | D9 | RW |
| | 1A | | | 5A | | | 9A | | MUX_GR1 | DA | RW |
| | 1B | | | 5B | | | 9B | | WOX_ORE | DB | IXVV |
| | 1C | | | 5C | | | 9C | | SREG TST | DC | RW |
| | 1D | | | 5D | | | 9D | | OSC GO EN | DD | RW |
| | 1E | | | 5E | | | 9E | | OSC_GO_EN | DE | RW |
| | 1F | | | 5F | | | 9E
9F | | | | RW |
| DDDOOFN | | D)A/ | OLIK ODO | | DW | | | | OSC_CR3 | DF | |
| DBB00FN | 20 | RW | CLK_CR0 | 60 | RW | | A0 | | OSC_CR0 | E0 | RW |
| DBB00IN | 21 | RW | CLK_CR1 | 61 | RW | | A1 | | OSC_CR1 | E1 | RW |
| DBB00OU | 22 | RW | ABF_CR0 | 62 | RW | | A2 | | OSC_CR2 | E2 | RW |
| | 23 | | AMD_CR0 | 63 | RW | | A3 | | VLT_CR | E3 | RW |
| DBB01FN | 24 | RW | CMP_GO_EN | 64 | RW | | A4 | | VLT_CMP | E4 | R |
| DBB01IN | 25 | RW | | 65 | | | A5 | | | E5 | |
| DBB01OU | 26 | RW | AMD_CR1 | 66 | RW | | A6 | | | E6 | |
| | 27 | | ALT_CR0 | 67 | RW | | A7 | | DEC_CR2 | E7 | RW |
| DCB02FN | 28 | RW | ALT_CR1 | 68 | RW | | A8 | | IMO_TR | E8 | RW |
| DCB02IN | 29 | RW | CLK_CR2 | 69 | RW | | A9 | | ILO_TR | E9 | RW |
| DCB02OU | 2A | RW | | 6A | | | AA | | BDG_TR | EA | RW |
| | 2B | | | 6B | | | AB | | | EB | |
| DCB03FN | 2C | RW | TMP_DR0 | 6C | RW | | AC | | | EC | |
| DCB03IN | 2D | RW | TMP_DR1 | 6D | RW | | AD | | | ED | |
| DCB03OU | 2E | RW | TMP_DR2 | 6E | RW | | AE | | | EE | |
| | 2F | | TMP_DR3 | 6F | RW | AMUX CLK | AF | RW | | EF | |
| DBB10FN | 30 | RW | ACB00CR3 | 70 | RW | RDI0RI | B0 | RW | | F0 | |
| DBB10IN | 31 | RW | ACB00CR0 | 71 | RW | RDI0SYN | B1 | RW | | F1 | |
| DBB100U | 32 | RW | ACB00CR1 | 72 | RW | RDIOIS | B2 | RW | | F2 | |
| | 33 | | ACB00CR2 | 73 | RW | RDI0LT0 | B3 | RW | | F3 | |
| DBB11FN | 34 | RW | ACB01CR3 | 74 | RW | RDI0LT1 | B4 | RW | | F4 | |
| DBB111N | 35 | RW | ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW | | F5 | |
| DBB0110U | 36 | RW | ACB01CR0 | 76 | RW | RDI0RO1 | B6 | RW | | F6 | |
| 2000100 | 37 | 1744 | ACB01CR1 | 77 | RW | TOIOIOT | B7 | 1744 | CPU_F | F7 | RL |
| DCD12FN | | D/V/ | ACBUICK2 | | LVV | DDI4DI | | DW | GFU_F | | KL |
| DCB12FN | 38 | RW | CDDVA CD | 78 | DW | RDI1RI | B8 | RW | | F8 | |
| DCB12IN | 39 | RW | GDRV0_CR | 79 | RW | RDI1SYN | B9 | RW | | F9 | |
| DCB12OU | 3A | RW | | 7A | | RDI1IS | BA | RW | | FA | |
| | 3B | | GDRV1_CR | 7B | RW | RDI1LT0 | BB | RW | | FB | |
| DCB13FN | 3C | RW | | 7C | | RDI1LT1 | BC | RW | | FC | |
| DCB13IN | 3D | RW | GDRV2_CR | 7D | RW | RDI1RO0 | BD | RW | DAC_CR | FD | RW |
| DCB13OU | 3E | RW | | 7E | | RDI1RO1 | BE | RW | CPU_SCR1 | FE | # |
| | 3F | | GDRV3 CR | 7F | RW | | BF | | CPU SCR0 | FF | # |

Document Number: 001-46319 Rev. *H Page 28 of 52



14. Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01 of the PowerPSoC device family. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/powerpsoc. Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 115°C, except where noted. Table 14-1 lists the units of measure that are used in this section.

Table 14-1. Units of Measure

| Symbol | Unit of Measure | Symbol | Unit of Measure | Symbol | Unit of Measure |
|--------|------------------------------|--------|-----------------------------|--------|-----------------|
| °C | degrees Celsius | Kbit | 1024 bits | mA | milliampere |
| dB | decibels | KHz | kilohertz | ms | millisecond |
| Hz | Hertz | ΚΩ | kilohms | mV | millivolts |
| pp | peak-to-peak | MHz | megahertz | mW | milliwatts |
| σ | sigma:one standard deviation | MΩ | megaohms | nA | nanoamperes |
| V | volts | μΑ | microamperes | ns | nanoseconds |
| Ω | ohms | μF | microfarads | nV | nanovolts |
| KB | 1024 bytes | μН | microhenrys | pА | picoamperes |
| ppm | parts per million | μS | microseconds | pF | picofarads |
| sps | samples per second | μV | microvolts | ps | picoseconds |
| W | watts | μVrms | microvolts root-mean-square | fF | femtofarads |
| Α | amperes | μW | microwatts | | |

14.1 Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. Not all user guidelines are production tested.

Table 14-2. Absolute Maximum Ratings

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------------------------|---|-----------|-----|-------------------|-------|--|
| T _{STG} | Storage Temperature | -55 | _ | +115 | °C | Higher storage temperatures reduces data retention time. Recommended storage temperature is 0°C to 50°C. |
| T _A | Ambient Temperature with Power Applied | -40 | - | +85 | °C | T _J ≤ 115°C |
| VDD,
AVDD,
GDVDD | Supply Voltage on VDD, AVDD, and GDVDD | -0.5 | - | +6.0 | V | Relative to VSS, AVSS, and GDVSS respectively |
| V _{IO} | DC Input Voltage | VSS - 0.5 | - | VDD + 0.5 | V | Applies only to GPIO and FN0 pins |
| V_{IO2} | DC Voltage Applied to Tri-state | VSS - 0.5 | _ | VDD + 0.5 | V | |
| V _{FET} | Maximum Voltage from Power Switch (SWx) to Power FET Ground (PGNDx) | _ | - | 36 ^[2] | V | PGNDx is connected to GDVSS |
| V _{CSP} , V _{CSN} | Maximum Voltage applied to CSA pins | -0.5 | _ | 36 ^[2] | V | |
| V _{SENSE} | Maximum Input Differential Voltage across CSA input | -1.0 | _ | 1.0 | V | |
| I _{MAIO} | Maximum Current into any Port Pin Configured as Analog Driver | -50 | _ | +50 | mA | |
| I _{MIO} | Maximum Current into any Port and Function Pin | -25 | - | +50 | mA | |
| LU | Latch Up current | 200 | _ | _ | mΑ | JESD78A Conformal |
| ESD | Electrostatic Discharge Voltage | 2000 | - | _ | V | Human Body Model ESD. |

Note

Document Number: 001-46319 Rev. *H Page 29 of 52

Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. The system designer must ensure that the Absolute Maximum Ratings are NEVER exceeded. Functional operation is not implied under any conditions beyond the "Electrical Characteristics", listed page 27 onwards. Extended exposure to "Absolute Maximum Ratings" may affect device reliability.



Table 14-2. Absolute Maximum Ratings (continued)

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------------|--|-----|-----|-----|-------|---|
| SR _{REGIN} | Ramp Rate for the SREGHVIN pin | _ | _ | 32 | V/μs | |
| SR _{CSP} | Ramp Rate for the CSPx pins | _ | _ | 3.2 | V/μs | |
| SR _{HVDD-FLB} | High Voltage Supply Ramp Rate for Floating Load Buck Configuration | - | _ | 15 | V/ms | For other topologies, to enable operation with faster ramp rates, or if the LED string voltage is < 6.5V, see the PowerPSoC Technical Reference Manual. |
| SR _{VDD-EXT} | External VDD Supply Ramp Rate (VDD, AVDD, and GDVDD pins) | - | _ | 0.2 | V/μs | Applies only when powered by a source other than the Built-in Switching Regulator |

14.2 Operating Temperature

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------|----------------------|-----|-----|------|-------|------------------------|
| T _A | Ambient Temperature | -40 | _ | +85 | °C | T _J ≤ 115°C |
| T_J | Junction Temperature | -40 | _ | +115 | °C | |

Document Number: 001-46319 Rev. *H Page 30 of 52



15. Electrical Characteristics

15.1 System Level

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. These are for design guidance only.

Table 15-1. System Level Operating Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|------|-----|-----|-------|--|
| f _{SW} | Circuit Switching Frequency Range for
Hysteretic Control Loop | 0.02 | _ | 2 | MHz | |
| t _{D,MAX} | Maximum Delay Time from CSA Input to FET State Change | _ | _ | 100 | ns | $HVDD = 24V$, $I_D = 1A$, $f_{SW} = 2 MHz$ |
| D | Output Duty Cycle for Hysteretic Controllers | 5 | _ | 95 | % | f _{SW} < 0.25 MHz |
| E | Power Converter Efficiency | 90 | 95 | _ | % | HVDD = 24V, I _D = 1A, f _{SW} = 2 MHz |

15.2 Chip Level

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Note See the PowerPSoC Technical Reference Manual for more information on the DPWMxPCF register

Table 15-2. Chip Level DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------------------|--|------|-----|------|-------|--|
| VDD, AVDD _,
GDVDD | Digital, Analog, and Gate Driver Supply Voltage Range | 4.75 | _ | 5.25 | V | All should be powered from the same source. |
| HVDD | Power Converter High Voltage Supply Range | 7 | _ | 32 | V | Applicable only when using the internal power FETs |
| HV _{PINS} | Voltage Range for the CSPx and SREGHVIN pins | 7 | _ | 32 | V | Not all pins need to be at the same voltage level. |
| l _{VDD} | Supply Current (VDD pins),
IMO = 24 MHz | _ | 16 | 50 | mA | Conditions are VDD = 5V, T _J = 25°C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. |
| I _{AVDD} | Supply Current(AVDD pin) | _ | _ | 25 | mA | Conditions are VDD = 5V, T _J = 25°C, |
| I_{GDVDD} | Supply Current Per Channel (GDVDD | _ | _ | 25 | mA | Internal Power FET at 2 MHz |
| | pins) | _ | - | 100 | mA | External Gate Driver at 1 MHz,
C _L = 4 nF at VDD = 5V |
| I _{SB} | Sleep (Mode) Current with POR, LVD,
Sleep Timer, and WDT. | _ | 18 | 25 | μА | T _J = 25°C, Built-in Switching
Regulator disabled, DPWMxPCF =
0, Power Peripherals disabled,
analog power = off |
| | | _ | 30 | 550 | μА | T _J = 115°C, Built-in Switching
Regulator disabled, DPWMxPCF =
0, Power Peripherals disabled,
analog power = off |

Document Number: 001-46319 Rev. *H Page 31 of 52



Table 15-3. Chip Level AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------|---|-------|-----|----------------------|-------|---|
| f _{IMO24} | Internal Main Oscillator Frequency for 24 MHz | 23.04 | 24 | 24.96 | MHz | |
| f _{CPU1} | CPU Frequency | 0.093 | 24 | 24.96 | MHz | |
| f _{BLK} | Digital PSoC Block Frequency | 0 | 48 | 49.92 ^[3] | MHz | Refer to "PSoC Core Digital Block Specifications" on page 47. |
| f _{32K1} | Internal Low-Speed Oscillator Frequency | 15 | 32 | 64 | kHz | |
| Jitter32k | 32 kHz Period Jitter | _ | 100 | _ | ns | |
| Jitter24M1 | 24 MHz Period Jitter (IMO) Peak-to-Peak | _ | 600 | _ | ps | |

Figure 15-1. 24 MHz Period Jitter (IMO) Timing Diagram



15.3 Power Peripheral Low Side N-Channel FET

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-4. Low Side N-Channel FET DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|---|--------|--------|-----------|--------------------------|---|
| V_{DS} | Operating Drain to Source Voltage | _ | - | 32 | V | |
| $V_{DS,INST}$ | Instantaneous Drain Source Voltage | _ | - | 36 | V | |
| I _D | Average Drain Current | _ | - | 1
0.5 | A
A | CY8CLED04/3/2/1D01 devices
CY8CLED04/3D02 devices |
| I _{DMAX} | Maximum Instantaneous Repetitive Pulsed Current | - | - | 1.5 | A | Less than 33% duty cycle for an average current of 1A, f _{SW} = 0.1MHz. CY8CLED04/3/2/1D01 devices Less than 33% duty cycle for an average current of 0.5A, f _{SW} = 0.1MHz. CY8CLED04/3D02 devices |
| R _{DS(ON)} | Drain to Source ON resistance | - | - | 0.5 | Ω | I_D = 1A, GDVDD = 5V, T_J = 25°C
CY8CLED04/3/2/1D01 devices
I_D = 0.5A, GDVDD = 5V, T_J = 25°C
CY8CLED04/3D02 devices |
| I _{DSS} | Switching Node to PGND Leakage | _
_ | _
_ | 10
250 | μ Α
μ Α | T _J = 25°C
T _J = 115°C |
| I _{SFET} | Supply Current Per Channel - FET (Internal Gate Driver) | _ | _ | 6.25 | mA | f _{SW} = 2 MHz |

Table 15-5. Low Side N-Channel FET AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------|-------------|-----|-----|-----|-------|----------------------------|
| t_R | Rise Time | _ | ı | 20 | ns | $I_D = 1A, R_D = 32\Omega$ |
| t _F | Fall Time | _ | ı | 20 | ns | $I_D = 1A, R_D = 32\Omega$ |


Note

Document Number: 001-46319 Rev. *H Page 32 of 52

^{3.} See the individual user module data sheets for information on maximum frequencies for user modules.



Figure 15-2. Low Side N-Channel FET Test Circuit for I_{DSS} , $t_{R, and}$ t_{F}



15.4 Power Peripheral External Power FET Driver

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{o}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-6. Power FET Driver DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|-------------------------|-----|-------------|--------|---|
| V _{OHN} | N-Channel FET Driver Output Voltage -Drive High | VDD - 0.45
VDD - 0.1 | | _ | > > | I _{OH} =100 mA
I _{OH} =10 mA |
| V _{OLN} | N-Channel FET Driver Output Voltage -Drive Low | - | _ | 0.45
0.1 | V
V | I _{OL} =100 mA
I _{OL} =10 mA |
| I _{SFETDRV} | Supply Current Per Channel - External FET Driver | _ | _ | 25 | mA | C_L = 4nF at GDVDD = 5V,
F_{SW} = 1 MHz |

Table 15-7. Power FET Driver AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------|----------------------------------|-----|-----|-----|-------|------------------------------------|
| t _r | Rise Time | _ | 45 | 55 | ns | |
| t _f | Fall Time | _ | 45 | 55 | ns | C ₁ = 4nF at GDVDD = 5V |
| tp(LH) | Propagation Delay (Low-to-High) | _ | _ | 10 | ns | J 31. 22. 22. |
| tp(HL) | Propagation Delay (High-to-Low)) | _ | _ | 10 | ns | |

15.5 Power Peripheral Hysteretic Controller

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_{\rm J} \le 115^{\circ} {\rm C}$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-8. Hysteretic Controller DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|--------|-----|-----------|----------|--|
| V _{IO} | Comparator Input Offset Voltage | _
_ | _ | 7.5
15 | mV
mV | |
| V _{ICM} | Input Common Mode Voltage Range | 0 | _ | VDD | V | |
| V _H | Hysteresis Voltage | 4.5 | _ | 11 | mV | Comparator Internal Hysteresis V _{ICM} = 1.5V - 2.5V |
| I _{SHYST} | Supply Current - Hysteretic Controller | - | 2 | _ | mA | Includes two Power Peripheral
Comparators and one Reference
DAC, f _{SW} = 2 MHz |

Document Number: 001-46319 Rev. *H Page 33 of 52



Table 15-9. Hysteretic Controller AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------------------------|----------------------|-----|-----|-----|-------|-----------------|
| t _{ON} / t _{OFF} | Minimum ON/OFF timer | | | | | |
| | MONOSHOT<1:0> = 00 | 10 | 1 | 30 | ns | |
| | MONOSHOT<1:0> = 01 | 20 | - | 60 | ns | |
| | MONOSHOT<1:0> = 10 | 40 | _ | 110 | ns | |
| | MONOSHOT<1:0> = 11 | _ | _ | _ | ns | Timers Disabled |

15.6 Power Peripheral Comparator

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115$ °C. Typical parameters apply to 5V at 25°C. These are for design guidance only.


Table 15-10. Comparator DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------------|--|------------|-----|-----------|----------|--|
| V _{IN} | Input Voltage Range | 0 | - | VDD | V | |
| V _{IO} | Comparator Input Offset Voltage | _
_ | | 7.5
15 | mV
mV | |
| V _{HYS} | Hysteresis Voltage | 2.5
4.5 | | 30
11 | mV
mV | $2.5V < V_{ICM} < 1.5V$
$1.5V \le V_{ICM} \le 2.5V$ |
| V _{OVDRV} | Overdrive Voltage | 5 | - | _ | mV | |
| I _{SCOMP} | Supply Current - Comparator | _ | _ | 650 | μА | |
| $V_{\text{ICM,COMP}}$ | Comparator Input Common Mode Voltage Range | 0 | _ | VDD | V | |

Table 15-11. Comparator AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------|--|-----|-----|-----|-------|---|
| t_D | Comparator Delay Time (FN0x pin to FN0x pin) | - | 150 | _ | ns | $V_{OVDRV} = 5$ mV, $C_L = 10$ pF at VDD = 5V |

Figure 15-3. Comparator Timing Diagram



Document Number: 001-46319 Rev. *H Page 34 of 52



15.7 Power Peripheral Current Sense Amplifier

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to VDD of 5V and HVDD of 32V at 25°C. These are for design guidance only.


Table 15-12. Current Sense Amplifier DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------------|---|------|-----|------|-------|--|
| V _{ICM} | Input Common Mode Voltage Operating Range | 7 | - | 32 | V | Either terminal of the amplifier must not exceed this range for functionality |
| V _{ICM(Tolerant)} | Non Functional Operating Range | 0 | _ | 32 | | Absolute Maximum Rating for V _{SENSE} should never be exceeded. See Absolute Maximum Ratings on page 29 |
| V _{SENSE} | Input Differential Voltage Range | 0 | - | 150 | mV | |
| I _{S,CSA} | Supply Current - CSA | _ | _ | 1 | mA | Enabling CSA causes an incremental draw of 1 mA on the AVDD rail. |
| I _{BIASP} | Input Bias Current (+) | _ | _ | 600 | μΑ | |
| I _{BIASN} | Input Bias Current (-) | _ | _ | 1 | μА | |
| PSR _{HV} | Power Supply Rejection (CSP pin) | _ | _ | -25 | dB | f _{SW} < 2 MHz |
| K | Gain | 19.7 | 20 | 20.3 | V/V | V _{SENSE} = 50 mV to 130 mV |
| V _{IOS} | Input Offset | _ | 2 | 4 | mV | V _{SENSE} = 50 mV to 130 mV |
| C _{IN_CSP} | CSP Input Capacitance | _ | _ | 5 | pF | |
| C _{IN_CSN} | CSN Input Capacitance | _ | _ | 2 | pF | |

Table 15-13. Current Sense Amplifier AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|---|-----|-----|-----|-------|-------|
| t _{SETTLE} | Output Settling Time to 1% of Final Value | _ | _ | 5 | μS | |
| t _{POWERUP} | Power Up Time to 1% of Final Value | _ | _ | 5 | μS | |

Figure 15-4. Current Sense Amplifier Timing Diagram



Document Number: 001-46319 Rev. *H Page 35 of 52



15.8 Power Peripheral PWM/PrISM/DMM Specification Table

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at $25^{\circ}C$. These are for design guidance only. See the *PowerPSoC Technical Reference Manual* for more information on PWM/PrISM/DMM.

Table 15-14. PWM/PrISM/DMM DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------------|-------------------------------------|-----|-----|-----|-------|-------|
| I _{S,Modulation} | Supply Current - PWM, PrISM, or DMM | - | 1 | 5 | mA | |

Table 15-15. PWM/PrISM/DMM AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes | | | |
|---------------------------|---|-------------------------------------|-----|---------------------------------|-------|---|--|--|--|
| PWM Mode | | | | | | | | | |
| f _{RANGE16} | PWM Output Frequency Range
16-bit period | 24,000,000/(256*2 ¹⁶) | _ | 48,000,000/2 ¹⁶ | Hz | Period Value = 2 ¹⁶ -1,
Min: N = 255, Max: N = 0 | | | |
| f _{RANGE8} | PWM Output Frequency Range
8-bit period | 24,000,000/(256*2 ⁸) | _ | 48,000,000/28 | Hz | Period Value = 2 ⁸ -1, Min:
N = 255, Max: N = 0 | | | |
| PrISM Mode | | | | | | | | | |
| f _{RANGE} | PrISM Output Frequency
Range | 24,000,000/(256*(2 ^M -1) | _ | 48,000,000/2 | Hz | Min: N = 255, Maqx: N = 0, M = 2 to 16 | | | |
| DMM Mode | DMM Mode | | | | | | | | |
| fRANGE,Dimming | DMM Dimming Frequency
Range | 24,000,000/
(256*Max DMM Period) | I | 48,000,000/(Mi
n DMM Period) | Hz | Min DMM Period: 2 (Right Aligned), 3 (Center Aligned), 4(Left Aligned) Max DMM Period: 2 ¹² (Right Aligned), 8190 (Center Aligned), 2 ¹² (Left Aligned) | | | |
| f _{RANGE,Dither} | DMM Dither Frequency Range | (1/16)*(Min | _ | (15/16)*(Max | Hz | | | | |
| | | f _{RANGE,Dimming)} | | ^T RANGE,Dimming) | | | | | |

Document Number: 001-46319 Rev. *H Page 36 of 52



15.9 Power Peripheral Reference DAC Specification

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-16. Reference DAC DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes | |
|---------------------|--|------------------|------------------|-------------------------|--------------------------|--|--|
| I _{SDAC} | Supply Current - Reference DAC | - | _ | 600 | μΑ | Mode 0 and Mode1 | |
| INL | Integral Non Linearity | -1
-1.5 | _
_ | 1
1.5 | LSB
LSB | Mode 0
Mode 1 | |
| DNL | Differential Non Linearity | -0.5 | _ | 0.5 | LSB | Mode 0 and Mode1 | |
| A _{ERROR} | Gain Error | -5
-7 | _
_ | 5
7 | LSB
LSB | Mode 0
Mode 1 | |
| OS _{ERROR} | Offset Error | _ | _ | 1 | LSB | Mode 0 and Mode1 | |
| V _{DACFS} | Fullscale Voltage - Reference DAC | _
_ | _
_ | 2.6
1.3 | LSB
LSB | Mode 0
Mode 1 | |
| V _{DACMM} | Fullscale Voltage Mismatch (Pair of Reference DACs - Even and Odd) | -
-
-
- | _
_
_
_ | 9
14
10.5
15.5 | LSB
LSB
LSB
LSB | Mode 0 (DAC0 through DAC7)
Mode 1 (DAC0 through DAC7)
Mode 0 (DAC8 through DAC13)
Mode 1 (DAC8 through DAC13) | |

Table 15-17. Reference DAC AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|-----|-----|------|-------|------------------|
| t _{SETTLE} | Output settling time to 0.5 LSB of final value | _ | _ | 10 | μS | Mode 0 and Mode1 |
| t _{STARTUP} | Startup time to within 0.5 LSB of final value | - | - | 10.5 | μS | Mode 0 and Mode1 |

15.10 Power Peripheral Built-in Switching Regulator

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-18. Built-in Switching Regulator DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------------|---|------|-----|-----|-------|--|
| V _{REGIN} | Input Supply Voltage Range | 7 | _ | 32 | V | See Absolute Maximum Ratings on page 29 |
| V _{REGOUT} | Output Voltage Range | 4.8 | 5.0 | 5.2 | V | Does not include V _{RIPPLE} |
| V _{RIPPLE} | Output Ripple | _ | _ | 100 | mV | |
| V _{UVLO} | Under Voltage Lockout Voltage | 5.5 | _ | 6.5 | V | V _{REGIN} < V _{UVLO} : Power Down Mode
V _{REGIN} > V _{UVLO} : Active Mode |
| I _{LOAD} | DC Output Current -Active Mode | 0.01 | - | 250 | mA | |
| I _{S,BSR} | Supply Current - Built-in Switching Regulator | _ | _ | 4 | mA | |
| I _{SB,HV} | Standby Current (High Voltage) | - | - | 250 | μΑ | |
| I _{INRUSH} | Inrush Current | _ | _ | 1.2 | Α | V _{REGIN} = 32V, SR _{REGIN} = 32 V/ms |
| R _{DS(ON),PFET} | PFET Drain to Source ON resistance | _ | 2.5 | _ | Ω | |
| Line _{REG} | Line Regulation | _ | 1 | _ | mV | I_{LOAD} = 250 mA, V_{REGIN} = 7V to 32V |
| Load _{REG} | Load Regulation | _ | 1 | _ | mV | V_{REGIN} = 24V, I_{LOAD} = 2.5 mA to 250 mA |
| PSRR | Power Supply Rejection Ratio | _ | -60 | - | dB | V _{RIPPLE} = 0.2*V _{REGIN} ,
f _{RIPPLE} = 1 kHz to 10 kHz |
| E _{BSR} | Built-in Switching Regulator Efficiency | 80 | _ | - | % | V _{REGIN} = 24 V, I _{LOAD} = 250 mA |

Document Number: 001-46319 Rev. *H Page 37 of 52



Table 15-19. Built-in Switching Regulator AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|---|-------|-----|------|-------|---|
| f_{SW} | Switching Frequency | 0.956 | 1 | 1.04 | MHz | |
| t _{RESP} | Response time to within 0.5% of final value | _ | 10 | _ | μS | |
| t_{SU} | Startup Time | _ | _ | 1 | ms | |
| t _{PD} | Power Down Time | _ | _ | 100 | μS | |
| t _{PD_ACT} | Time from Power Down to Active Mode | _ | _ | 1 | ms | |
| t _{ACT_PD} | Time from Active Mode to Power Down Mode | _ | - | 50 | μS | |
| SR _{REGIN} | Ramp Rate for the SREGHVIN pin | _ | _ | 32 | V/μs | See Absolute Maximum Ratings on page 29 |

Table 15-20. Built-in Switching Regulator Recommended Components

| Component Name | Value | Unit | Notes |
|--------------------|-------|------|---|
| R _{fb1} | 2 | kΩ | Tolerance 1% or better |
| R _{fb2} | 0.698 | kΩ | Tolerance 1% or better |
| C _{comp} | 2200 | pF | Tolerance 20% or better |
| R _{comp} | 20 | kΩ | Tolerance 5% or better |
| L | 47 | μН | Tolerance 20% or better, Saturation current rating of 1.5 A or higher |
| R _{sense} | 0.5 | Ω | Tolerance 1% or better |
| C ₁ | 10 | μF | Ceramic, X7R grade, Minimum ESR of 0.1Ω |
| C _{in} | 1 | μF | Ceramic, X7R grade |

Document Number: 001-46319 Rev. *H Page 38 of 52



Figure 15-5. Built-in Switching Regulator Timing Diagram





Figure 15-6. Built-in Switching Regulator



Document Number: 001-46319 Rev. *H Page 39 of 52



15.11 General Purpose IO/Function Pin IO

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.


Table 15-21. GPIO/FN0 Pin IO DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|------------------|-----------------------------------|-----------|-----|------|-------|---|
| R _{PU} | Pull Up Resistor | 4 | 5.6 | 8 | kΩ | |
| R _{PD} | Pull Down Resistor | 4 | 5.6 | 8 | kΩ | |
| V _{OH} | High Output Level | VDD - 1.0 | _ | _ | V | IOH = 10 mA, 80 mA maximum combined IOH budget |
| V _{OL} | Low Output Level | _ | _ | 0.75 | V | IOL = 25 mA, 200 mA maximum combined IOL budget |
| V _{IL} | Input Low Level | - | _ | 8.0 | V | |
| V _{IH} | Input High Level | 2.1 | _ | | V | |
| V _H | Input Hysterisis | - | 60 | - | mV | |
| I _{IL} | Input Leakage (Absolute Value) | - | 1 | - | nA | Gross tested to 1 μA |
| C _{IN} | Capacitive Load on Pins as Input | _ | 3.5 | 10 | pF | $T_J = 25$ °C. |
| C _{OUT} | Capacitive Load on Pins as Output | _ | 3.5 | 10 | pF | T _J = 25°C. |

Table 15-22. GPIO/FN0 Pin IO AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------|--|-----|-----|-----|-------|--------------------|
| f _{GPIO} | GPIO Operating Frequency | 0 | - | 12 | MHz | Normal Strong Mode |
| tRiseF | Rise Time, Normal Strong Mode, Cload = 50 pF | 3 | _ | 18 | ns | |
| tFallF | Fall Time, Normal Strong Mode, Cload = 50 pF | 2 | - | 18 | ns | 10% - 90% |
| tRiseS | Rise Time, Slow Strong Mode, Cload = 50 pF | 10 | 27 | _ | ns | 1070 - 9070 |
| tFallS | Fall Time, Slow Strong Mode, Cload = 50 pF | 10 | 22 | _ | ns | |

Figure 15-7. GPIO/Function IO Timing Diagram



Document Number: 001-46319 Rev. *H Page 40 of 52



15.12 PSoC Core Operational Amplifier Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 15-23. Operational Amplifier DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|--|---------------------------------------|---|--|----------------------------------|---|
| V _{OSOA} | Input Offset Voltage (absolute value) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High | - | 1.6
1.3
1.2 | 10
8
7.5 | mV
mV
mV | |
| TCV _{OSOA} | Average Input Offset Voltage Drift | _ | 7.0 | 35.0 | μV/°C | |
| I _{EBOA} | Input Leakage Current (Port 0 analog pins) | _ | 20 | _ | pА | Gross tested to 1 μA. |
| C _{INOA} | Input Capacitance (Port 0 analog pins) | _ | 4.5 | 9.5 | pF | T _J = 25°C. |
| V _{СМОА} | Common Mode Voltage Range
Common Mode Voltage Range (high power
or high opamp bias) | 0.0
0.5 | <u>-</u> | VDD
VDD - 0.5 | V
V | The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer. |
| G _{OLOA} | Open Loop Gain Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High | 60
60
80 | _
_
_ | -
-
- | dB
dB
dB | |
| V _{OHIGHOA} | High Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High | VDD - 0.2
VDD - 0.2
VDD - 0.5 | _
_
_ | -
-
- | V
V
V | |
| V _{OLOWOA} | Low Output Voltage Swing (internal signals) Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = High Power = High, Opamp Bias = High | _
_
_ | _
_
_ | 0.2
0.2
0.5 | V
V
V | |
| I _{SOA} | Supply Current (including associated Analog Output Buffer) Power = Low, Opamp Bias = Low Power = Low, Opamp Bias = High Power = Medium, Opamp Bias = Low Power = Medium, Opamp Bias = High Power = High, Opamp Bias = Low Power = High, Opamp Bias = High Supply Voltage Rejection Ratio | -
-
-
-
-
-
-
52 | 400
500
800
1200
2400
4600 | 800
900
1000
1600
3200
6400 | µА
µА
µА
µА
µА
µА | VSS ≤ VIN ≤ (VDD - 2.25) or (VDD |
| FSKKOA | Supply vollage Rejection Ratio | 52 | ου | _ | uБ | - 1.25V) ≤ VIN ≤ VDD. |

Document Number: 001-46319 Rev. *H Page 41 of 52



Table 15-24. Operational Amplifier AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------|---|------|-----|------|----------|-------|
| t _{ROA} | Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)
Power = Low, Opamp Bias = Low | _ | _ | 3.9 | μS | |
| | Power = Medium, Opamp Bias = High | _ | _ | 0.72 | μS
μS | |
| | Power = High, Opamp Bias = High | _ | _ | 0.62 | μS | |
| t _{SOA} | Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | _ | _ | 5.9 | μS | |
| | Power = Medium, Opamp Bias = High | _ | _ | 0.92 | μS | |
| | Power = High, Opamp Bias = High | _ | _ | 0.72 | μS | |
| SR _{ROA} | Rising Slew Rate (20% to 80%)
(10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | 0.15 | _ | _ | V/μs | |
| | Power = Medium, Opamp Bias = High | 1.7 | _ | _ | V/μs | |
| | Power = High, Opamp Bias = High | 6.5 | _ | _ | V/μs | |
| SR _{FOA} | Falling Slew Rate (20% to 80%) (10 pF load, Unity Gain) | | | | | |
| | Power = Low, Opamp Bias = Low | 0.01 | _ | _ | V/μs | |
| | Power = Medium, Opamp Bias = High | 0.5 | _ | _ | V/μs | |
| | Power = High, Opamp Bias = High | 4.0 | - | _ | V/μs | |
| BW _{OA} | Gain Bandwidth Product | | | | | |
| | Power = Low, Opamp Bias = Low | 0.75 | _ | _ | MHz | |
| | Power = Medium, Opamp Bias = High | 3.1 | _ | _ | MHz | |
| | Power = High, Opamp Bias = High | 5.4 | - | - | MHz | |
| E _{NOA} | Noise at 1 kHz (Power = Medium,
Opamp Bias = High) | _ | 100 | _ | nV/rt-Hz | |

15.13 PSoC Core Low Power Comparator

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_{\rm J} \le 115^{\circ} {\rm C}$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-25. Low Power Comparator DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|--|-----|-----|---------|-------|-------|
| V _{REFLPC} | Low power comparator (LPC) reference voltage range | 0.2 | _ | VDD - 1 | V | |
| I _{SLPC} | LPC supply current | _ | 10 | 40 | μΑ | |
| V _{OSLPC} | LPC voltage offset | 1 | 2.5 | 40 | mV | |

Table 15-26. Low Power Comparator AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-------------------|-------------------|-----|-----|-----|-------|--|
| t _{RLPC} | LPC response time | _ | _ | 50 | μS | ≥ 50 mV overdrive comparator |
| | | | | | | reference set within V _{REFLPC} . |

Document Number: 001-46319 Rev. *H Page 42 of 52



15.14 PSoC Core Analog Output Buffer

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-27. Analog Output Buffer DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|----------------------|---|--|------------|--|----------|---|
| V _{OSOB} | Input Offset Voltage (Absolute Value) | _ | 3 | 12 | mV | |
| TCV _{OSOB} | Average Input Offset Voltage Drift | _ | +6 | _ | μV/°C | |
| V _{CMOB} | Common-Mode Input Voltage Range | 0.5 | - | VDD - 1.0 | V | |
| R _{OUTOB} | Output Resistance Power = Low Power = High | _
_ | 0.6
0.6 | _
_ | Ω | |
| V _{OHIGHOB} | High Output Voltage Swing
(Load = 32 ohms to VDD/2)
Power = Low
Power = High | 0.5 x VDD +
1.1
0.5 x VDD +
1.1 | - | | V | |
| V _{OLOWOB} | Low Output Voltage Swing
(Load = 32 ohms to VDD/2)
Power = Low
Power = High | _
_ | - | 0.5 x VDD -
1.3
0.5 x VDD -
1.3 | V | |
| I _{SOB} | Supply Current Including Bias Cell (No Load) Power = Low Power = High | _
_ | 1.1
2.6 | 5.1
8.8 | mA
mA | |
| PSRR _{OB} | Supply Voltage Rejection Ratio | 52 | 64 | _ | dB | $(0.5 \text{ x VDD - } 1.3) \le V_{OUT} \le (VDD - 2.3).$ |

Table 15-28. Analog Output Buffer AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------------------|--|--------------|---------------|------------|--------------------------|-------|
| t _{ROB} | Rising Settling Time to 0.1%, 1V Step, 100 pF
Load
Power = Low
Power = High | - 1 | _
_ | 2.5
2.5 | μ s
μ s | |
| t _{SOB} | Falling Settling Time to 0.1%, 1V Step, 100 pF Load Power = Low Power = High | - | _
_ | 2.2
2.2 | μ s
μ s | |
| SR _{ROB} | Rising Slew Rate (20% to 80%), 1V Step,
100 pF Load
Power = Low
Power = High | 0.65
0.65 | _
_ | _
_ | V/μs
V/μs | |
| SR _{FOB} | Falling Slew Rate (80% to 20%), 1V Step,
100 pF Load
Power = Low
Power = High | 0.65
0.65 | | _
_ | V/μs
V/μs | |
| BW _{OBSS} | Small Signal Bandwidth, 20mV _{pp} , 3dB BW,
100 pF Load
Power = Low
Power = High | 0.8
0.8 | _
_ | _
_ | MHz
MHz | |
| BW _{OBLS} | Large Signal Bandwidth, 1V _{pp} , 3dB BW,
100 pF Load
Power = Low
Power = High | 300
300 | <u>-</u>
- | _
_ | kHz
kHz | |

Document Number: 001-46319 Rev. *H Page 43 of 52



15.15 PSoC Core Analog Reference

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_{\rm J} \le 115^{\circ} {\rm C}$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 15-29. Analog Reference DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--------|---|----------------------|-----------------------|----------------------|-------|-------|
| BG | Bandgap Voltage Reference | 1.28 | 1.30 | 1.32 | V | |
| _ | AGND = VDD/2 ^[4] | VDD/2 - 0.04 | VDD/2 - 0.01 | VDD/2 + 0.007 | V | |
| _ | AGND = 2 x BandGap ^[4] | 2 x BG - 0.048 | 2 x BG - 0.030 | 2 x BG + 0.024 | ٧ | |
| _ | AGND = BandGap ^[4] | BG - 0.009 | BG + 0.008 | BG + 0.016 | V | |
| _ | AGND = 1.6 x BandGap ^[4] | 1.6 x BG - 0.022 | 1.6 x BG - 0.010 | 1.6 x BG + 0.018 | V | |
| _ | AGND Block to Block Variation (AGND = VDD/2) ^[4] | -0.034 | 0.000 | 0.034 | ٧ | |
| _ | RefHi = VDD/2 + BandGap | VDD/2 + BG -
0.10 | VDD/2 + BG | VDD/2 + BG +
0.10 | V | |
| _ | RefHi = 3 x BandGap | 3 x BG - 0.06 | 3 x BG | 3 x BG + 0.06 | V | |
| _ | RefHi = 3.2 x BandGap | 3.2 x BG - 0.112 | 3.2 x BG | 3.2 x BG + 0.076 | V | |
| _ | RefLo = VDD/2 – BandGap | VDD/2 - BG -
0.04 | VDD/2 - BG +
0.024 | VDD/2 - BG + 0.04 | V | |
| _ | RefLo = BandGap | BG - 0.06 | BG | BG + 0.06 | V | |

15.16 PSoC Core Analog Block

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-30. Analog Block DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------|---|-----|------|-----|-------|-------|
| R _{CT} | Resistor Unit Value (Continuous Time) | _ | 12.2 | _ | kΩ | |
| C _{SC} | Capacitor Unit Value (Switched Capacitor) | - | 80 | _ | fF | |

Notes

Document Number: 001-46319 Rev. *H Page 44 of 52

AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V ± 0.02V.



15.17 PSoC Core POR and LVD

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the *PowerPSoC Technical Reference Manual* for more information on the VLT_CR register.

Table 15-31. POR and LVD DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|--|--|--------------|--------------|--------------|--------|-------|
| V _{PPOR2} | VDD Value for PPOR Trip
PORLEV[1:0] = 10b | - | 4.55 | 4.70 | V | |
| V _{LVD6}
V _{LVD7} | VDD Value for LVD Trip
VM[2:0] = 110b
VM[2:0] = 111b | 4.62
4.71 | 4.73
4.81 | 4.83
4.95 | V
V | |

Document Number: 001-46319 Rev. *H Page 45 of 52



15.18 PSoC Core Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and T_{,1} ≤ 115°C. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-32. Programming DC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|-----------------------|---|-----------|-----|------------|-------|--------------------------------------|
| I _{DDP} | Supply Current During Programming or Verify | - | 15 | 30 | mA | |
| V _{ILP} | Input Low Voltage During Programming or Verify | _ | _ | 0.8 | V | |
| V _{IHP} | Input High Voltage During Programming or Verify | 2.1 | _ | - | V | |
| I _{ILP} | Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify | _ | _ | 0.2 | mA | Driving internal pull down resistor. |
| I _{IHP} | Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify | _ | _ | 1.5 | mA | Driving internal pull down resistor. |
| V _{OLV} | Output Low Voltage During Programming or Verify | - | _ | VSS + 0.75 | V | |
| V _{OHV} | Output High Voltage During Programming or Verify | VDD - 1.0 | _ | VDD | V | |
| Flash _{ENPB} | Flash Endurance (per block) | 50,000 | _ | - | _ | Erase/write cycles per block. |
| Flash _{ENT} | Flash Endurance (total) ^[5] | 1,800,000 | _ | _ | _ | Erase/write cycles. |
| Flash _{DR} | Flash Data Retention ^[6] | 10 | _ | _ | Years | |

Table 15-33. Programming AC Specifications

| Symbol | Description | Min | Тур | Max | Units | Notes |
|---------------------|--|-----|-----|-----|-------|-------|
| t _{RSCLK} | Rise Time of SCLK | 1 | _ | 20 | ns | |
| t _{FSCLK} | Fall Time of SCLK | 1 | _ | 20 | ns | |
| t _{SSCLK} | Data Set up Time to Falling Edge of SCLK | 40 | _ | - | ns | |
| t _{HSCLK} | Data Hold Time from Falling Edge of SCLK | 40 | _ | - | ns | |
| f _{SCLK} | Frequency of SCLK | 0 | _ | 8 | MHz | |
| t _{ERASEB} | Flash Erase Time (Block) | _ | 10 | - | ms | |
| t _{WRITE} | Flash Block Write Time | - | 30 | - | ms | |
| t _{DSCLK} | Data Out Delay from Falling Edge of SCLK | - | _ | 50 | ns | |

Notes

Document Number: 001-46319 Rev. *H Page 46 of 52

A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles)
For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing.
Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

6. Guaranteed for -40°C ≤ T_A ≤ 85°C



15.19 PSoC Core Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \le 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-34. Digital Block AC Specifications

| Function | Description | Min | Тур | Max | Units | Notes |
|----------------------|---|-------------------|-----|-------|-------|--|
| Timer | Capture Pulse Width | 50 ^[7] | _ | _ | ns | |
| | Maximum Frequency, No Capture | _ | _ | 49.92 | MHz | |
| | Maximum Frequency, With Capture | _ | _ | 24.96 | MHz | |
| Counter | Enable Pulse Width | 50 ^[7] | _ | _ | ns | |
| | Maximum Frequency, No Enable Input | _ | _ | 49.92 | MHz | |
| | Maximum Frequency, Enable Input | _ | _ | 24.96 | MHz | |
| Dead Band | Kill Pulse Width: | | | • | • | |
| | Asynchronous Restart Mode | 20 | _ | _ | ns | |
| | Synchronous Restart Mode | 50 ^[7] | _ | _ | ns | |
| | Disable Mode | 50 ^[7] | _ | _ | ns | |
| | Maximum Frequency | _ | _ | 49.92 | MHz | |
| CRCPRS
(PRS Mode) | Maximum Input Clock Frequency | _ | _ | 49.92 | MHz | |
| CRCPRS
(CRC Mode) | Maximum Input Clock Frequency | _ | _ | 24.96 | MHz | |
| SPIM | Maximum Input Clock Frequency | _ | _ | 8.32 | MHz | Maximum data rate at 4.1 MHz due to 2 x over clocking. |
| SPIS | Maximum Input Clock Frequency | _ | 1 | 4.16 | MHz | |
| | Width of SS_ Negated Between Transmissions | 50 ^[7] | _ | _ | ns | |
| Transmitter | Maximum Input Clock Frequency | _ | _ | 24.96 | MHz | Maximum data rate at 3.08 MHz due |
| | Maximum Input Clock Frequency with VDD ≥ 4.75V, 2 Stop Bits | - | - | 49.92 | MHz | to 8 x over clocking. Maximum data rate at 6.15 MHz due to 8 x over clocking. |
| Receiver | Maximum Input Clock Frequency | _ | - | 24.96 | MHz | Maximum data rate at 3.08 MHz due to 8 x over clocking. |
| | Maximum Input Clock Frequency with VDD ≥ 4.75V, 2 Stop Bits | _ | _ | 49.92 | MHz | Maximum data rate at 6.15 MHz due to 8 x over clocking. |

Note

Document Number: 001-46319 Rev. *H Page 47 of 52

^{7. 50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).




15.20 PSoC Core I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $T_J \leq 115^{\circ}C$. Typical parameters apply to 5V at 25°C. These are for design guidance only.

Table 15-35. AC Characteristics of the I²C SDA and SCL Pins

| Cumb al | Description | Standa | rd Mode | Fast I | Mode | l lusites | Notes |
|-----------------------|--|--------|---------|--------------------|------|-----------|-------|
| Symbol | Description | Min | Max | Min | Max | Units | Notes |
| f _{SCLI2C} | SCL Clock Frequency | 0 | 100 | 0 | 400 | kHz | |
| t _{HDSTAI2C} | Hold Time (repeated) START Condition. After this period, the first clock pulse is generated. | 4.0 | - | 0.6 | _ | μS | |
| t _{LOWI2C} | LOW Period of the SCL Clock | 4.7 | _ | 1.3 | _ | μS | |
| t _{HIGHI2C} | HIGH Period of the SCL Clock | 4.0 | _ | 0.6 | _ | μS | |
| t _{SUSTAI2C} | Setup Time for a Repeated START Condition | 4.7 | _ | 0.6 | _ | μS | |
| t _{HDDATI2C} | Data Hold Time | 0 | _ | 0 | _ | μS | |
| t _{SUDATI2C} | Data Setup Time | 250 | _ | 100 ^[8] | _ | ns | |
| t _{SUSTOI2C} | Setup Time for STOP Condition | 4.0 | _ | 0.6 | _ | μS | |
| t _{BUFI2C} | Bus Free Time Between a STOP and START Condition | 4.7 | _ | 1.3 | _ | μS | |
| t _{SPI2C} | Pulse Width of Spikes are Suppressed by the Input Filter. | _ | _ | 0 | 50 | ns | |

Figure 15-8. Definition of Timing for Fast/Standard Mode on the I²C Bus



Note

Document Number: 001-46319 Rev. *H Page 48 of 52

^{8.} A fast mode I2C bus device can be used in a standard mode I2C bus system, but the requirement t_{SUDATI2} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + t_{SUDATI2} = 1000 + 250 = 1250 ns (according to the standard mode I2C bus specification) before the SCL line is released.




16. Ordering Information

16.1 Key Device Features

Table 16-1. Device Key Features and Ordering Information

| PowerPSoC Part Number | No. of Pins | Package | Channels | Voltage | Internal
FETs | Gate Drivers
for External
Low Side
N-FETs |
|-----------------------|-------------|-------------|----------|---------|------------------|--|
| CY8CLED04D01-56LTXI | 56 QFN | 8 mm X 8 mm | 4 | 32V | 4 X 1.0A | 4 |
| CY8CLED04D02-56LTXI | 56 QFN | 8 mm X 8 mm | 4 | 32V | 4 X 0.5A | 4 |
| CY8CLED04G01-56LTXI | 56 QFN | 8 mm X 8 mm | 4 | 32V | 0 | 4 |
| CY8CLED04DOCD1-56LTXI | 56 QFN | 8 mm X 8 mm | 4 | 32V | 4 X 1.0A | 4 |
| CY8CLED03D01-56LTXI | 56 QFN | 8 mm X 8 mm | 3 | 32V | 3 X 1.0A | 3 |
| CY8CLED03D02-56LTXI | 56 QFN | 8 mm X 8 mm | 3 | 32V | 3 X 0.5A | 3 |
| CY8CLED03G01-56LTXI | 56 QFN | 8 mm X 8 mm | 3 | 32V | 0 | 3 |
| CY8CLED02D01-56LTXI | 56 QFN | 8 mm X 8 mm | 2 | 32V | 2 X 1.0A | 2 |
| CY8CLED01D01-56LTXI | 56 QFN | 8 mm X 8 mm | 1 | 32V | 1 X 1.0A | 1 |

17. Ordering Code Definitions



Document Number: 001-46319 Rev. *H Page 49 of 52



18. Packaging Information

Packaging Dimensions

This section illustrates the package specification for the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01 along with the thermal impedance for the package and solder reflow peak temperatures.

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

Figure 18-1. 56-Pin (8x8 mm) QFN TOP VIEW SIDE VIEW BOTTOM VIEW 6.100 REF -0.900±0.100 0.200 REF PIN #1 ID 0.25 +0.05 8.000±0.100 -0.50 PITCH 0.45 REE 43 56 42 9 SOLDERABLE 4 PIN 1 DOT 8 EXPOSED LASER MARK 8.000±0.100 PAD 0.100 o ±0.05 14 29 TING PLANE 0.08 28 15 6.500±0.100 NOTES: 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.

18.1 Thermal Impedance

| Package | Typical θ _{JA} ^[9] |
|------------------------|--|
| 56 QFN ^[10] | 16.6 °C/W |

18.2 Solder Reflow Peak Temperature

REFERENCE JEDEC#: MO-220
 PACKAGE WEIGHT: 0.162G

4. ALL DIMENSIONS ARE IN MILLIMETERS

Following is the minimum solder reflow peak temperature to achieve good solderability.

| Package | Minimum Peak
Temperature ^[11] | Maximum Peak
Temperature |
|---------|---|-----------------------------|
| 56 QFN | 240°C | 260°C |

Notes

9. $T_J = T_A + POWER \times \theta_{JA}$

10. To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

Document Number: 001-46319 Rev. *H Page 50 of 52

51-85187 *D

^{11.} Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5°C with Sn-Pb or 245 ± 5°C with Sn-Ag-Cu paste Refer to the solder manufacturer specifications.





19. Development Tools

19.1 Software

This section presents the development tools available for all current PowerPSoC device families including the CY8CLED04D0X, CY8CLED04G01, CY8CLED03D0X, CY8CLED03G01, CY8CLED02D01, and CY8CLED01D01.

19.1.1 PSoC Designer 5.0™

At the core of the PSoC development software suite is PSoC Designer. Used by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at under Design Resources > Software and Drivers.

19.1.2 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer 5.0. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com/psocprogrammer.

19.2 Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PowerPSoC device, see AN2323, Debugging - Build a PSoC Emulator into Your Board.

Document Number: 001-46319 Rev. *H Page 51 of 52



20. Document History Page

Document Title: CY8CLED04D01, CY8CLED04D02, CY8CLED04G01, CY8CLED03D01, CY8CLED03D02, CY8CLED03G01, CY8CLED01D01 PowerPSoC® Intelligent LED Driver Document Number: 001-46319 Orig. of Submission ECN No. Revision Description of Change Change Date 05/20/08 2506500 ANWA/ New data sheet. DSG *A 2575708 ANWA/ 10/01/08 1) Updated Logic Block Diagram with AINX label and SREGFB pin. 2) Updated Current Sense Amplifier Specification Table. **AFSA** 3) Updated External Gate Driver Specification Table. 4) Updated Register Table. *B 2662774 **KJV** 02/19/09 Extensive changes made to content and electrical specifications. *C KJV/PYRS 02/25/09 2665155 Updated Notes in electrical specifications. *D 2671254 KJV/PYRS 03/10/09 Updated sections 8, 9, and 10 on pages 14, 15, and 16. *E 2683506 **VED** 04/03/09 Release to the external web site. *F KJV/PYRS 04/27/09 2698529 Updated Figure 15-2, and Figure 15-4. *G 2735072 **KJV** 07/10/09 Added 1 and 2 channel part information. *Н 2765369 **KJV** 09/17/09 Updated electrical specifications.

21. Sales, Solutions, and Legal Information

21.1 Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

21.2 Products

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-46319 Rev. *H

Revised September 17, 2009

Page 52 of 52